

Development of a Hybrid Single/Two-phase Capillary-Based Micro-Cooler using Copper Inverse Opals Wick with Silicon 3D Manifold for High-Heat-Flux Cooling Application

Preprint

Heungdong Kwon, ¹ Qianying Wu, ¹ Daeyoung Kong, 1,2 Sougata Hazra,¹ Katherine Jiang,¹ Chulmin Ahn,^{1,3} Sreekant Narumanchi, ⁴ Hyoungsoon Lee, 1,2 James Palko, 5 Ercan M. Dede,⁶ Mehdi Asheghi,¹ and Kenneth E. Goodson¹

1 Stanford University 2 Chung-Ang University 3 Hyundai Motor Company 4 National Renewable Energy Laboratory 5 University of California 6 Toyota Research Institute of North America

Presented at the IEEE ITherm Conference Denver, Colorado May 28-31, 2024

NREL is a national laboratory of the U.S. Department of Energy Office of Energy Efficiency & Renewable Energy Operated by the Alliance for Sustainable Energy, LLC

Conference Paper NREL/CP-5400-88661 September 2024

This report is available at no cost from the National Renewable Energy Laboratory (NREL) at www.nrel.gov/publications.

Contract No. DE-AC36-08GO28308

Development of a Hybrid Single/Two-phase Capillary-Based Micro-Cooler using Copper Inverse Opals Wick with Silicon 3D Manifold for High-Heat-Flux Cooling Application

Preprint

Heungdong Kwon, ¹ Qianying Wu, ¹ Daeyoung Kong, 1,2 Sougata Hazra,¹ Katherine Jiang,¹ Chulmin Ahn,^{1,3} Sreekant Narumanchi, ⁴ Hyoungsoon Lee, 1,2 James Palko, 5 Ercan M. Dede,⁶ Mehdi Asheghi,¹ and Kenneth E. Goodson¹

1 Stanford University 2 Chung-Ang University 3 Hyundai Motor Company 4 National Renewable Energy Laboratory 5 University of California 6 Toyota Research Institute of North America

Suggested Citation

Heungdong Kwon, Qianying Wu, Daeyoung Kong, Sougata Hazra, Katherine Jiang, Chulmin Ahn, Sreekant Narumanchi, Hyoungsoon Lee, James Palko, Ercan M. Dede, Mehdi Asheghi, and Kenneth E. Goodson. 2024. *Development of a Hybrid Single/Twophase Capillary-Based Micro-Cooler using Copper Inverse Opals Wick with Silicon 3D Manifold for High-Heat-Flux Cooling Application: Preprint*. Golden, CO: National Renewable Energy Laboratory. NREL/CP-5400-88661 [https://www.nrel.gov/docs/fy24osti/88661.pdf.](https://www.nrel.gov/docs/fy24osti/88661.pdf)

© 2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

NREL is a national laboratory of the U.S. Department of Energy Office of Energy Efficiency & Renewable Energy Operated by the Alliance for Sustainable Energy, LLC

This report is available at no cost from the National Renewable Energy Laboratory (NREL) at www.nrel.gov/publications.

Contract No. DE-AC36-08GO28308

Conference Paper NREL/CP-5400-88661 September 2024

National Renewable Energy Laboratory 15013 Denver West Parkway Golden, CO 80401 303-275-3000 • www.nrel.gov

NOTICE

This work was authored by the National Renewable Energy Laboratory, operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. Funding provided by ARPA-E. The views expressed herein do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.

> This report is available at no cost from the National Renewable Energy Laboratory (NREL) at [www.nrel.gov/publications.](http://www.nrel.gov/publications)

U.S. Department of Energy (DOE) reports produced after 1991 and a growing number of pre-1991 documents are available free via [www.OSTI.gov.](http://www.osti.gov/)

Cover Photos by Dennis Schroeder: (clockwise, left to right) NREL 51934, NREL 45897, NREL 42160, NREL 45891, NREL 48097, NREL 46526.

NREL prints on paper that contains recycled content.

Development of a Hybrid Single/Two-phase Capillary-based Micro-cooler using Copper Inverse Opals Wick with Silicon 3D Manifold for High-Heat-Flux Cooling Application

Heungdong Kwon¹ , Qianying Wu¹ , Daeyoung Kong1,2, Sougata Hazra¹ , Katherine Jiang¹ , Chulmin Ahn1,3, Sreekant κ Narumanchi⁴, Hyoungsoon Lee^{1,2}, James Palko⁵, Ercan M. Dede⁶, Mehdi Asheghi¹, Kenneth E. Goodson^{1,}*

¹Department of Mechanical Engineering, Stanford University, Stanford, CA 94305, USA ²School of Mechanical Engineering, Chung-Ang University, Seoul 06974 South Korea

³Advanced Drive Concept Development Team, Hyundai Motor Company, Hwaseong-si, Gyeonggi-do, 18280 Republic of Korea ⁴National Renewable Energy Laboratory, Golden, Colorado, 80401, USA

⁵Mechanical Engineering, University of California, Merced, Merced, CA 95343, USA

⁶Electronics Research Department, Toyota Research Institute of North America, Ann Arbor, MI 48105, USA

*E-mail: goodson@stanford.edu

*Abstract***— Previously, two-phase capillary-based cooling from narrow (200 to 1000 µm) heater bridge copper inverse opal (CIO) wicks with heat flux levels exceeding 1400 Wcm-2 with low** superheat ~ 10 °C was demonstrated. Here, we demonstrate the **area scaling of the proposed technology to large-area micro-cooler for the high-heat-flux cooling of microprocessors and power electronics. We developed a hybrid single/two-phase micro-cooler that relies on capillary-wicking in a 25-µm-thick Copper Inverse Opals (CIOs) with an open channel silicon 3D-manifold for liquid delivery and vapor extraction, to achieve a high heat flux ~ 400 Wcm-2 over a heated area of 1 cm² . For the range of inlet water (21 ℃) flowrates from 5 to 60 mL(min)-1 , we achieved total thermal resistances and vapor qualities of 0.68 cm²℃W-1 to 0.2 cm²℃W-1 and 0.55 to 0.12, respectively. The high heat flux levels are achieved with flowrates that are 10× smaller than conventional single- or two-phase microchannel cooling technology. The corresponding two-phase thermal resistances are in the range of** 0.05 to 0.02 cm²^oCW⁻¹ with temperature superheat of 8 to 6 ^oC. While the overall performance of the large-area $(10 \times 10 \text{ mm}^2)$ **capillary-based micro-cooler degraded compared to previous** demonstration of the technology for a heated area of 5×5 mm², **preliminary computational fluid dynamics (CFD) modeling indicates that an improved manifold design will be able to achieve comparable performance.**

Keywords— Porous Copper Inverse Opals, Capillary flow, Twophase boiling, Silicon 3D manifold, Data centers, Energy efficiency

NOMENCLATURE

I. INTRODUCTION

Thermal-power challenges and increasingly expensive energy demands pose threats to the historical rate of increase in processor and power electronics performance. Energy-efficient computing and heterogeneous integration promise substantial reduction in energy demand for emerging and growing computing needs. However, these conflicting trends have resulted in a substantial increase in both heat flux and power density, which reduced the efficacy of conventional cooling technology solutions. Previous work has demonstrated air and single-phase liquid cooling for low-to-moderate heat loads [1].

(a2) Manifold: 10Χ10 mm²

(a3) Manifold: 20Χ20 mm²

20 mm

圈

脇

(a1) Manifold: 5Χ5mm²

Figure 1. Silicon-based 3D manifolds with three different footprint areas: (a1) 5×5 mm², (a2) 10×10 mm², and (a3) 20×20 mm² respectively. The area scaling of the capillary-based two-phase cooling can be feasible using the microchannel manifold by efficiently supplying liquid over the large, heated area.

However, the large thermal resistance between the junction temperature and coolant requires refrigeration facility to reduce the inlet coolant temperature, resulting in an overall increase in energy consumption to operate the cooling system [2, 3]. Conventional two-phase microchannel cooling is capable of removing high heat fluxes for current- and next-generation electronics [4], but it is difficult to achieve a stable flow for large critical heat flux while maintaining low superheat and pressure drop. High thermal conductivity porous structures are great candidates to enhance the two-phase boiling process owing to numerous nucleation sites and high capillary force for efficient liquid supply within pores [5, 6], and thus are widely incorporated in flow boiling in microchannels [7], two-phase jet impingement cooling [8], and evaporative spray cooling [9]. Recent works by Zhang and Palko, et al. [5, 10] demonstrated feasibility of ultra-high-heat-flux heat removal exceeding \sim 1000 Wcm⁻² with low superheat ~ 10 °C from narrow (200 to 1000 µm) bridge copper inverse opal (CIO) wick heaters. Such outstanding thermal performance is due to the capillary-fed liquid flow from both sides of the microbridge and two-phase boiling within the high thermal conductivity and permeability CIO wick, resulting in the complete liquid and vapor phase separation over the width of the bridge. The optimum width of the bridge is twice the capillary wicking length, which is the characteristic length scale where the maximum critical heat flux (CHF) occurs [10]. CHF depends on the effective liquid-vapor permeability within the wicking structure of CIO and depends on the pore and connecting neck diameters as well as the liquidsolid contact angle [10]. As noted before, for practical high-heatflux microprocessors and power electronics applications, the outstanding performance of the narrow-bridge CIO must be scaled up to larger areas.

Figure 2. Illustration of the proposed capillary-assisted micro-cooler that consists of an integrated silicon microchannel manifold and a silicon chip. One side of the silicon chip is coated with CIO microstructures for improved thermal performance, while a heater is fabricated on the other side. The supplied liquid is delivered along each channel (blue color arrows) and is uniformly distributed over the CIO wick and changes phase to vapor that exits vertically (red color arrows in A-A and B-B cross-sections) while the excess liquid flows sideways and drained.

In the present work, the area scaling over $10 \times 10 \text{ mm}^2$ microprocessor footprint is achieved by design and microfabrication of a unique silicon (open) microchannel 3D manifold for efficient liquid delivery and vapor extraction to achieve complete vapor-liquid phase separation or vapor exit quality \sim 1. The specialized 3D silicon manifold basically replicates the narrow microbridge wick structure to cover the much larger area by drawing liquid from side reservoir using capillary force in open silicon microchannels. The silicon-based 3D manifold facilitates efficient liquid distribution and vapor extraction over large chip area. The area scalability of the silicon-based micro-cooler from 5×5 mm² to 20×20 mm² footprint area can be achieved by using conventional silicon microfabrication technology (Figure 1).

The silicon 3D-manifold is simply placed over a silicon chip covered with ~ 25 µm thick CIO wick for efficient capillary-fed two-phase boiling as shown in Figure 2. A unique feature of the proposed micro-cooler is that a permanent bonding between the 3D manifold's open microchannels and CIO/silicon chip is not required. The two liquid inlet ports are bonded on Si microchannel manifold to deliver coolant via plastic tubing. The microchannels within the manifold are open at the bottom to uniformly distribute liquid over the large-area CIO wick, where the gap between the silicon microchannels and CIO are bridged (filled) by liquid menisci. The wide openings between adjacent 3D manifold's microchannels serve as conduits for the vapor escape or to extract the excess subcooled liquid from the wick structure. Two silicon micropillar arrays are fabricated within the 3D manifold plenums to ensure consistent flow distribution across all microchannels [11]. The complete cooler unit is realized by bonding (glued) the perimeter of the 3D manifold plenums to the cold plate, thus enclosing the wick within the microchannel array. Cross-section of the micro-cooler are described in A-A and B-B planes, as shown in Figure 2. The applied heat flux by the heater initiates the boiling within CIO wick and the vaporized water along with any subcooled liquid can exit through the gap between the microchannels. Thermalpower challenges and increasingly expensive energy demands pose threats to the historical rate of increase in processor and power electronics performance. Energy-efficient computing and heterogeneous integration promise a substantial reduction in energy demand for emerging and growing computing needs. However, these conflicting trends have resulted in a significant increase in both heat flux and power density, which reduced the efficacy of conventional cooling technology solutions.

II. MICROFABRICATION PROCESS

A. Cold plate

The microfabrication process of copper inverse opals wick for the large-footprint $(10 \times 10 \text{ mm}^2)$ heater chip is similar to that for the heater chip with 5×5 mm² area, which is detailed in a recent publication [12]. Both halves of the fabricated cold plate are shown in Figure 3. For the wick side of the cold plate, we fabricated a \sim 25-µm-thick CIO layer (Figure 3a) with pore-toneck diameter ratio is 0.5 as depicted in the scanning electron microscopy (SEM) images (Figure 3b). For the other side, the two mesh type heaters are fabricated that are separately powered using two independent power supplies. Furthermore, four electrical contact pads are placed for the four-probe electrical measurement to accurately estimate the power dissipation (Figure 3c). The mesh-type heater design (\sim 20 Ω), as shown in Figure 3d, allows for uniform heat flux distribution over the active area compared to the serpentine configuration.

Figure 3. (a) The optical image of the front side of cold plate with CIO. (b) The SEM image of CIO. (c) The optical images of the back side of cold plate with mesh heater. (d) The optical microscopy image of the pattern of mesh heater.

B. Silicon channel manifold

The fabrication process for the large-area (100 mm^2) 3D silicon microchannel manifold differs from that of the 5×5 mm² micro-cooler [12], see Figure 4(a). We pattern the manifold microchannel using photolithography and etch to a depth of approximately ~300 µm using deep reactive-ion etching technique (DRIE - Step i and ii) in a \sim 650 µm thick silicon wafer, followed by removing the residual photoresists (PR) using Piranha solution. For rear side micromachining, we use an aluminum oxide film mask known for its ultra-high selectivity ratio during the DRIE process [13]. To create the aluminum oxide mask, we initially form patterns using PR and then deposit a 200-nm-thick aluminum oxide onto the patterned photoresist (Steps iii and iv). To etch the silicon on the backside, a carrier wafer is necessary to prevent cracking during the deep etching process. However, due to the etched features created in Step i and ii, thermal interfaces between the carrier wafer and the sample are introduced, along with air gaps within the features. This results in an increase in temperature of the sample during DRIE, potentially leading to damage on the photoresist mask by creating cracks, through which undesired features are formed, and therefore reducing the yield.

Figure 4. (a) Fabrication process of the 3D manifold. (b) and (c) The optical images of the front and back side of the 3D manifold. (d) The SEM image of the manifold`s backside reveals the pillar array, open liquid delivery, and vapor exit microchannels. A table representing the detailed dimensions of the silicon manifold is included.

Subsequently, we immerse the samples in acetone to remove the alumina layer on photoresist (Step v). Finally, we conduct etching until the features etched at the frontside become accessible from the backside of the wafer (Step vi). The remaining PR is removed by soaking the sample in a Piranha solution for 20 minutes at 120 ℃. The tubing inserts are bonded to the two square liquid inlets using EPO-TEK 353ND epoxy. The optical images of both sides of the fabricated manifold, and the SEM image at the backside are shown in Figure 4(b) - 4(d), depicting pillar array, open microchannel, and phase separation aperture, key dimensions of manifold channels and coolant/vapor flow paths. The 3D manifold and cold plate are joined at the periphery using an acryl-based adhesive, to create an assembly for the cooler operation. Again, we should emphasize that there is approximately $5 \sim 10$ -um gap (no bonding) between the liquid microchannels and the CIO.

III. EXPERIMENT

 To facilitate the thermofluidic experiment, as shown in Figure 5, a 3D printed resin polymer sample holder is fabricated to accommodate the micro-cooler chip while providing the necessary support for the chip and fluidic delivery and drainage lines, as well as providing electrical and optical access from the backside of the cold plate. The manifold and cold plate combination is carefully secured on the sample holder using silicon grease to prevent coolant leakage. The proposed capillary-fed micro-cooler does not require a pump for flow delivery in the entirely two-phase operation. However, to examine both the single- and two-phase regimes, we use a syringe pump to provide fine control (over) supply liquid into the inlet ports at either end of the 3D manifold. The crosssectional view of the micro-cooler integrated with the sample holder, along with a detailed experimental setup, is illustrated. The electrical current along the mesh heater at the base of the cold plate is applied by the power supply and its voltage drop is measured by using a multimeter.

 The electrical current is measured from the voltage drop across a 0.1 Ω shunt resistor, which is connected to the heater in series. The total power generation of the heater is deduced by multiplying the measured voltage drop across the mesh heater by the measured electrical current. By tracking the temporal fluctuation of the electrical resistance, when the electrical resistance surge occurs near the dry-out, the power supply is promptly deactivated to prevent any thermal-induced damage on the micro-cooler. A CHF is identified by the rapid increase in the electrical resistance of the heater over a 10-second duration. If the CHF is not observed, we elevate the voltage of the power supply. During each iteration, the system is closely monitored for any rapid surge in the electrical resistance that would imply the onset of CHF.

 Along with the electrical measurements, the temperature map of the 10×10 mm² heater is recorded with an infrared (IR) camera (Teledyne FLIR, A600), which is situated below the sample. To minimize the emissivity variation, black paint is sprayed over the heater, setting the emissivity value at 0.95. We calibrate the measured temperature using the IR camera with the temperature reading from the thermocouple, which shows an error in temperature that falls within 2 ℃ for a range spanning from ambient temperature to 200 °C. Please note that the sensitivity of the IR measurement is better than 0.1 $°C$, therefore, we can monitor shifts in superheat for different flowrates. As noted, for higher flowrates, we provide an oversupply of water, part of the water changes phase from liquid to vapor. But the remaining excess water flows over the 3D manifold to the left and right, and is collected through the drain pan/holes integrated in the 3D-printed sample holder. The amount of liquid passing through the drain is accurately measured using the digital scale.

The total amount of fluid discharged over a set duration is calculated to derive the flow rate of drained water. The flow rate that undergoes boiling is determined by subtracting the flow rate measured at the drain (using an electronic scale) from the inlet flow rate.

$$
\dot{m}_{2-\text{phase}} = \dot{m}_{\text{in}} - \dot{m}_{\text{drain}} \tag{1}
$$

Accordingly, the heat flux associated with boiling can be calculated using the latent heat of water.

$$
\overline{q''}_{2-\text{phase}} = \frac{h_{\text{fg},T_{\text{sat}}} \dot{m}_{2-\text{phase}}}{A} \tag{2}
$$

Figure 5. Illustration of micro-cooler with 3D-printed sample holder and experimental apparatus used in the experiment. Please note the pathways for liquid delivery and vapor extraction as well as excess liquid bypass to the drainage slots. The optical image of the micro-cooler on the sample holder is included.

Figure 6. (a) Boiling data (represented by markers) for a micro-cooler at different inlet flow rates of 5, 10, 20, 40, and 60 mL(min)⁻ ¹. The total heat flux applied to the heater is plotted as a function of the average base temperature of CIO derived from IR image over the heater. The measured heat loss due to conduction is also plotted for reference. The dashed line for each set of data represents single-phase contribution as well as a small contribution from heat conduction loss. (b) In this plot, we subtract the contribution of single-phase, corresponding to the dashed line in Figure 6(a), from each data set for a given flow rate. (c) For $\bar{T}_{\text{base,ClO}} \sim 92 \text{ °C}$ at each inlet flow rate, the region where the temperature of the CIO is larger than water saturation temperature is plotted.

Figure 7. Illustrations for the suggested heat transfer scenarios in the micro-cooler for this study. It depicts three cases: (a) singlephase heat transfer, (b) capillary-enhanced boiling with a shallow pool, and (c) pure capillary-enhanced boiling. The regions colored in solid blue and dotted blue represent the subcooled liquid and vapor, respectively.

This report is available at no cost from the National Renewable Energy Laboratory at www.nrel.gov/publications.

IV. RESULTS AND DISCUSSION

Figure 6(a) presents the measured total heat flux \overline{q} ⁿ_{total} versus the average temperature of the CIO wick base $\bar{T}_{\text{base,ClO}}$, at flow rates ranging from 5 to $60 \text{ mL}(\text{min})$ ⁻¹. The latter is extracted from the measured average temperature of the heater according to Eq. (3).

$$
\bar{T}_{\text{base,ClO}} = \bar{T}_{\text{heater}} - \frac{d_{\text{Si}}}{k_{\text{Si}}} \bar{q}^{\prime \prime}_{\text{total}} \tag{3}
$$

There is heat loss through the silicon substrate via heat conduction. To quantify the heat conduction loss, we measure the mean temperature increase of the heater against the applied heat flux. This measurement is conducted on a dry sample to ensure that the temperature rise is exclusively due to conduction. The applied heat flux is found to be linearly proportional to the mean temperature rise of the heater with the proportionality, α = 0.0836 Wcm⁻²°C⁻¹.

$$
\bar{q''}_{\text{cond}} = \alpha(\bar{T}_{\text{heater}} - T_0) \tag{4}
$$

As noted before, the power supply is automatically turned off to protect the sample whenever a sudden increase in temperature occurs due to appearance of the local hot spots. Therefore, we call the maximum heat flux, where no hot spots are observed, as the maximum heat flux of nucleate boiling denoted by \overline{q} ["]_{NB,max}. Increasing the heat flux by an additional 10 ~ 20 Wcm-2 leads to the formation of hot spots that eventually grow across the entire cooler area, resulting in dry-out. Therefore, the critical heat flux where the complete dry-out occurs, $\overline{q}^n_{\text{CHF}}$ is similar to $\overline{q}^n_{\text{NB,max}}$ within 10%.

For all the flowrates and for $\bar{T}_{base, CIO}$ < 70 ~ 90 °C, there is a linear relationship between the heat flux and CIO base temperature indicating a single-phase regime, which is schematically depicted in Figure $7(a)$. The cold liquid is squeezed out of the gap between the manifold channels and the CIO, removing heat, and then travels upwards, filling the vapor channel where the liquid is spilled over the microchannels. Finally, the excess liquid is drained to the left and right drainage holes.

The experimental data clearly shows a non-linear relationship as the base temperature of CIO approaches the water saturation temperature ~ 100 °C. For the flowrate range of the present study, the increase in the inlet flow rate from 5 $mL(min)^{-1}$ to 60 mL(min)⁻¹ leads to a significant enhancement in $\overline{q}^n_{NB,max}$ up to 400 Wcm⁻². The increase in the total heat flux is due to both the contribution of the single-phase sensible and the two-phase heat transfer, as shown in the schematic in Figure 7(b). However, at the higher flow rates, despite the abundance of liquid supply (leading to overflow), no notable increase in superheat is displayed. This observation differs from the results seen in previous studies on pool boiling of CIO layer [14], where the superheat increases monotonically as the input heat flux increases. We postulate a shallow liquid pool, as opposed to a thicker pool, does not significantly affect the superheat. Furthermore, the lateral flow leaking from the gap between the CIO and microchannel sweeps away bubbles emerging from the

wick structure facilitating efficient bubble removal, contrasting with the growth of large bubbles comparable in size to the heating element in pool boiling conditions.

To obtain further insight into the contribution of the singleand two-phase heat transfer, it is necessary to quantify the single-phase heat transfer contribution. The heat flux due to sensible heat can be calculated as follows.

$$
\overline{q''}_{\text{sens}} = \frac{\dot{m}_{\text{drain}} \rho c_p (T_{\text{drain}} - T_0)}{A} + \frac{\dot{m}_{2-\text{phase}} \rho c_p (T_{\text{sat}} - T_0)}{A} \tag{5}
$$

Therefore, to estimate the sensible heat transfer in our system, it is essential to determine the temperature at the drain. However, the cooler is operated at a relatively low inlet flow rate, below 100 $mL(min)^{-1}$, and the excess liquid exiting the manifold is not consistently guided to the outlet, resulting in a highly intermittent flow at the drain. Therefore, a reliable measurement of the exit temperature is not viable.

As shown in Figure 6(b), we subtract the estimated total heat loss due to single-phase liquid flow and conduction, which are represented by the interpolated black dashed lines in Figure 6(a) at each flow rate. It shows that the two-phase components of heat flux increase above the water saturation temperature for the higher flow rates, implying that the data in Figure 6(a) is simply a superposition of single-phase and two-phase heat transfer components for the total heat flux. However, at flow rates exceeding 20 $mL(min)^{-1}$, a non-zero two-phase component of heat flux is observed with the average CIO base temperature remaining below the saturation temperature. We attribute this to the onset of the boiling, occurring when the average temperature of the wick base falls below the water saturation temperature. To confirm this, using the IR imaging results, we plot the region where the local temperature exceeds the water saturation temperature at an average wick base temperature of approximately 92 ℃, as shown in Figure 6(c). It is evident that the area where the temperature surpasses the water saturation temperature increases, indicating an expanded region of boiling as the flow rate is increased. This is due to temperature non-uniformity from the inlet to the center.

TABLE I provides additional information on the contribution of the single-phase and two-phase heat transfer rates as well as the vapor exit quality for any given flow rate just below the CHF point. The higher flow rate results in the increase in the CHF, because more liquid flows into the center along the microchannels, preventing the dry-out of the cooler. Consequently, this reduces the thermal resistance of two-phase heat transfer due to the increased heat flux with the similar superheat. The mean thermal resistance over the heated area for the phase change is given by the following equation.

$$
\bar{R}^{"}\text{2-phase} = \frac{\bar{T}_{\text{base,ClO}} - T_{\text{sat}}}{\bar{q}^{"}\text{2-phase}} \tag{6}
$$

Figure 8?6. 2D temperature profiles of the base (CIO side) that are derived from the measured IR images of the heater. For each flow rate, the heat flux value is chosen at $\bar{T}_{base,ClO} \sim 65 \degree C$ and $\bar{T}_{base,ClO} \sim 100 \degree C$, at the maximum heat flux just before dry-out, at the heat flux where local hot spots begin to form, and the nearly complete dry-out occurs. These correspond to the rows from the first to the fifth, respectively.

The cooling mechanism in the proposed cooler system is a combination of capillary action within CIO and forced flow from the microchannel array of the manifold, rather than relying solely on capillary-fed boiling, for which all the supplied coolant is consumed for the boiling process [5, 15, 16]. Therefore, for the cooler in this study, not all the supplied coolant undergoes boiling and some of it remains in the liquid phase. Accordingly, the exit quality is calculated using the following equation, which is the same definition adopted in the typical flow-assisted two-phase cooler with the closed-loop pump system [17].

$$
x_e = \frac{A\overline{q}^n_{2-\text{phase}}}{h_{\text{fg,Tsat}}m_{\text{in}}} \tag{7}
$$

The vapor exit quality drops sharply for the larger flow rates, even though the two-phase component of heat flux is increased. This is because, for the higher flow rate, more liquid leaks through the small gap between the bottom of channel and the top surface of CIO without being vaporized within CIO layer, see Figure 7(b). Furthermore, the increase in the flowrate enhances the single-phase advective cooling contribution of the total heat flux. Owing to the increase in both contributions single- and two-phase heat transfer with the similar superheat value at the higher flow rate, the overall thermal resistance of the micro-cooler is dramatically reduced to $0.18 \text{ cm}^{2} \text{°CW}$ ¹ at $60 \text{ mL}(\text{min})^{-1}$.

To evaluate the overall thermal performance, we define the thermal resistance of the micro-cooler with respect to the inlet liquid temperature.

$$
\bar{R}^{"\text{overall}} = \frac{\bar{T}_{\text{heater}} - T_0}{\bar{q}^{"\text{total}}} \tag{8}
$$

In our previous study of 5×5 mm² micro-coolers [12], for very small flowrates, we noted a completely two-phase capillary boiling regime, where the vapor quality, $x_e \sim 1$, with no excess flow drainage as depicted in the schematic shown in the Figure 7(c). Indeed, the optimal performance for the micro-cooler is achieved at the flowrate corresponding to $x_e \sim 1$ at the expense of lower critical heat flux. For the large-area $(10 \times 10 \text{ mm}^2)$ micro-cooler, the maximum vapor quality of $x_e \sim 0.55$ was achieved, which is much larger than a typical two-phase microchannel cooling but falls short of the vapor quality ~ 1 that was achieved in our previous study [14].

It is worthwhile to investigate the IR images over the base of the CIO wick, as depicted in Figure 8. For the flow rates used in the experiment, we presented 2D temperature profiles at the average base temperature of CIO ~ 65 and 100 °C, at \overline{q}^n _{NB,max}, at the incipience of dry-out, and at the significant dry-out prior to the power supply shutdown, which correspond to the rows from the first to the fifth one. The base temperature profiles are derived from the IR data over the 10×10 mm² heater area by subtracting the temperature drop across the silicon substrate at each pixel. At the average base temperature ~ 65 °C where the single-phase heat transfer prevails, the temperature profile is not uniform. This implies the colder regions at the top and bottom of the image correspond to availability of excess cold inlet liquid near the inlet plenums. At the average base temperature ~ 100 °C, where the boiling is expected to begin, the temperature profiles become more uniform compared to when the single-phase heat transfer is dominant. It is noted that at the high flowrate \sim 40 mL(min)⁻¹ and 60 mL(min)⁻¹, respectively, the temperature profiles near the inlets of the microchannels show lower temperature values than the area near the center due to the significant advective heat transfer near the inlet.

At the \overline{q}^n _{NB,max} (just below the CHF level) as the inlet flow rate is increased from 5 to 60 mL (min) ⁻¹, no significant increase in the temperature is observed, despite the approximately threefold increase in the total heat flux. This suggests that capillaryfed boiling over the entire area of the wick exists compared to the single-phase heat transfer by the liquid flow. The temperature profiles in the fourth and fifth rows show the representative snapshots of the local hot-spots (dark red color), followed by the dry-out condition. These small hot spots (the fourth row in the image set) propagate rapidly across the heated area (the fifth row in the image set) before the power supply is automatically turned off. The formation of the hotspots could be due to the presence of large volume of vapor within the CIO that prevents the capillary-fed action and disruption of the liquid supplies within the CIO wick [18].

Furthermore, it is worthwhile to note that for all the flowrates in the experiments, the local dry-out propagates from the center of the cooler. This is attributed to the significant coolant starvation at the center as the liquid leaks out of the gap between the microchannel and CIO surface as the coolant propagates along the microchannel from the inlet to the center over the heated area.

V. CONCLUSIONS

Previously, two-phase capillary-based cooling from narrow (200 to 1000 µm) heater bridge copper inverse opal (CIO) wick swith heat flux levels exceeding 1400 Wcm-2 with low superheat of ~ 10 °C was demonstrated. Here, we demonstrated the area scaling of the proposed technology to large-area microcooler for the high-heat-flux cooling of microprocessors and power electronics. We developed a hybrid single/two-phase micro-cooler that relies on capillary-wicking in a 25-µm-thick CIOs with an open-channel silicon 3D-manifold for liquid delivery and vapor extraction, to achieve a high heat flux of \sim 400 Wcm⁻² over a heated area of 1 cm². For the range of inlet water (21 °C) flowrates from 5 to 60 mL(min)⁻¹, we achieved total thermal resistances and vapor qualities of $0.68 \text{ cm}^{2} \text{°CW}$ ⁻¹ to 0.2 cm²°CW⁻¹ and 0.55 to 0.12, respectively. The high heat flux levels are achieved with flowrate that are $10\times$ smaller than conventional single- or two-phase microchannel cooling technology. The corresponding two-phase thermal resistances are in the range of 0.05 to 0.02 $\text{cm}^{2} \text{°CW}$ ¹ with temperature superheat 8 to 6 °C. While the overall performance of the largearea $(10\times10$ mm²) capillary-based micro-cooler slightly degraded compared to previous demonstrations of the technology over a heated area of 5×5 mm², preliminary CFD modeling indicates that an improved 3D manifold design will be able to achieve comparable performance.

ACKNOWLEDGMENT

We acknowledge the financial support from the Advanced Research Projects Agency-Energy under the agreement DE-FOA-0001858, "Exploring the limits of cooling for extreme heat flux applications: data centers and power electronics"). Part of this work was performed at the Stanford Nanofabrication Facility (SNF) and Stanford Nanofabrication Shared Facilities (SNSF), supported by the National Science Foundation under award ECCS-2026822.

This work was co-authored by the National Renewable Energy Laboratory (NREL), operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. Funding provided by ARPA-E. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.

REFERENCES

[1] Bar-Cohen, A., 2017, "Gen 3 "Embedded" Cooling: Key Enabler for Energy Efficient Data Centers," IEEE Transactions on Components, Packaging and Manufacturing Technology, 7(8), pp. 1206-1211.

[2] Dede, E. M., Zhang, C., Wu, Q., Seyedhassantehrani, N., Shattique, M., Roy, S., Palko, J. W., Narumanchi, S., Kekelia, B., Hazra, S., Goodson, K. E., Giglio, R., and Asheghi, M., 2023, "Techno-economic feasibility analysis of an extreme heat flux micro-cooler," iScience, 26(1), p. 105812.

[3] Sohel Murshed, S. M., and Nieto de Castro, C. A., 2017, "A critical review of traditional and emerging techniques and fluids for electronics cooling," Renewable and Sustainable Energy Reviews, 78, pp. 821-833.

[4] Mudawar, I., 2001, "Assessment of high-heat-flux thermal management schemes," IEEE Transactions on Components and Packaging Technologies, 24(2), pp. 122-141.

[5] Palko, J. W., Zhang, C., Wilbur, J. D., Dusseault, T. J., Asheghi, M., Goodson, K. E., and Santiago, J. G., 2015, "Approaching the limits of two-phase boiling heat transfer: High heat flux and low superheat," Applied Physics Letters, 107(25).

[6] Pham, Q. N., Zhang, S., Hao, S., Montazeri, K., Lin, C. H., Lee, J., Mohraz, A., and Won, Y., 2020, "Boiling Heat Transfer with a Well-Ordered Microporous Architecture," ACS Appl Mater Interfaces, 12(16), pp. 19174-19183.

[7] Drummond, K. P., Back, D., Sinanis, M. D., Janes, D. B., Peroulis, D., Weibel, J. A., and Garimella, S. V., 2018, "Characterization of hierarchical manifold microchannel heat sink arrays under simultaneous background and hotspot heating conditions," International Journal of Heat and Mass Transfer, 126, pp. 1289-1301.

[8] Joshi, S. N., and Dede, E. M., 2017, "Two-phase jet impingement cooling for high heat flux wide band-gap devices using multi-scale porous surfaces," Applied Thermal Engineering, 110, pp. 10-17.

[9] Kim, J. H., You, S. M., and Choi, S. U. S., 2004, "Evaporative spray cooling of plain and microporous coated surfaces," International Journal of Heat and Mass Transfer, 47(14-16), pp. 3307-3315.

[10] Zhang, C., Palko, J. W., Barako, M. T., Asheghi, M., Santiago, J. G., and Goodson, K. E., 2018, "Enhanced Capillary‐Fed Boiling in Copper Inverse Opals via Template Sintering," Advanced Functional Materials, 28(41).

[11] Jung, K. W., Kharangate, C. R., Lee, H., Palko, J., Zhou, F., Asheghi, M., Dede, E. M., and Goodson, K. E., 2019, "Embedded cooling with 3D manifold for vehicle power electronics application: Single-phase thermal-fluid performance," International Journal of Heat and Mass Transfer, 130, pp. 1108-1119.

[12] Kwon, H., Wu, Q., Kong, D., Hazra, S., Jiang, K., Narumanchi, S., Lee, H., Palko, J., Dede, E. M., Asheghi, M., and Goodson, K. E., 2024, "Capillary-enhanced Two-phase Micro-cooler using Copper Inverse Opal Wick with Silicon Microchannel Manifold for High Heat Flux Cooling Application," International Communications in Heat and Mass Transfer (Submitted).

[13] Grigoras, K., Sainiemi, L., Tiilikainen, J., Säynätjoki, A., Airaksinen, V. M., and Franssila, S., 2007, "Application of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique," Journal of Physics: Conference Series, 61, pp. 369-373.

[14] Lee, H., Maitra, T., Palko, J., Kong, D., Zhang, C., Barako, M. T., Won, Y., Asheghi, M., and Goodson, K. E., 2018, "Enhanced Heat Transfer Using Microporous Copper Inverse Opals," Journal of Electronic Packaging, 140(2).

[15] Zhou, F., Zhou, J., Li, X., Chen, Q., and Huai, X., 2023, "Enhanced capillary-driven thin film boiling on cost-effective gradient wire meshes for high-heat-flux applications," Experimental Thermal and Fluid Science, 149.

[16] Wang, Q., and Chen, R., 2018, "Ultrahigh Flux Thin Film Boiling Heat Transfer Through Nanoporous Membranes," Nano Lett, 18(5), pp. 3096-3103.

[17] Drummond, K. P., Back, D., Sinanis, M. D., Janes, D. B., Peroulis, D., Weibel, J. A., and Garimella, S. V., 2018, "A hierarchical manifold microchannel heat sink array for highheat-flux two-phase cooling of electronics," International Journal of Heat and Mass Transfer, 117, pp. 319-330.

[18] Theofanous, T. G., Dinh, T. N., Tu, J. P., and Dinh, A. T., 2002, "The boiling crisis phenomenon," Experimental Thermal and Fluid Science, 26(6-7), pp. 793-810.