


IEEE Electronics Packaging Society Emerging Technology Technical Committee Meeting

Xiaoling Li

Researcher III National Renewable Energy Laboratory (NREL) Advanced Power Electronics and Electric Machines (APEEM) Group

June 27, 2024



Childhood





M.S.: Electric vehicle (EV) power modules


UK-China Silicon Carbide (SiC) Power Electronics Lab; electrical engineering advisor: Dr. Li Ran

- Electrothermal profile of multi-chip SiC modules for EV applications.
- Condition monitoring of Si insulated-gate bipolar transistors (IGBTs).


Multi-Chip Power Modules for EV Applications







Z. Zeng, X. Zhang, and X. Li. 2019. "Layout-Dominated Dynamic Current Imbalance in Multichip Power Module: Mechanism Modeling and Comparative Evaluation." *IEEE Transactions on Power Electronics* 34 (11): 11199–11214.



- 10-kV SiC metal-oxide-semiconductor field-effect transistor (MOSFET) power module with optimized electric field distribution and electromagnetic interference (EMI) performance (National Science Foundation).
- Integrated reduced-expansion microchannel cooling for SiC power converter (Navy Small Business Technology Transfer).
 NREL | 5

Main Specifications

Parameter	Value
Rating	10 kV/60A
Configuration	Half-Bridge
Dimensions	$97 \text{mm} \times 99 \text{mm} \times 44 \text{mm}$
DC-link voltage	6 kV - 7.2 kV
Line-line AC voltage (rms)	4.16 kV
Overvoltage Category	3
Pollution Degree	2
Altitude	\leq 2000m
Housing material CTI	> 600
Required Impulse Withstand Voltage	18.6 kV


External Insulation-Module-system Interface

Low inductance

- Electric-potential-oriented module-system interface concept
- Power-loop: 5.3 nH with integrated decoupling capacitors (16.4 nH with terminals)
- High Voltage Capability
 - Middle layer patterned multilayer substrates
 - reducing the maximum E-field by **38.6%**
 - Enable sufficient partial discharge inception voltage ≥ 16.8 kVrms
- Improved EMI performance

•Parasitic capacitance reduction, down to a record-low 28 pF.

•Surface flashover: 32 kV DC and 25 kV AC




Active Gate Driver


Develop improved gate drivers with

- Balanced current sharing
- Current sensor
- Protection capabilities

Power Module Packaging

- MV insulation
- Partial discharge
- Parasitic parasitic L
- Common mode C







X. Li, Y. Chen, H. Chen, R. Paul, X. Song, and H. A. Mantooth. 2024. "A 10 kV SiC MOSFET Power Module With Optimized System Interface and Electric Field Distribution." *IEEE Transactions on Power Electronics* 39 (8): 9540–9553.

> Patterned Middle-layer Stacked Substrate: Partial Discharge Inception Voltage


Partial Discharge occurs when the electric field > insulation material's critical dielectric strength



Patterned Middle-layer Stacked Substrate: EMI



NREL 9





Double-pulse test setup


Surface Flashover Test



Thermal Test with Multi-tier Cooler







M.S.: EV power modules

B.S.: Renewable energy


Childhood



APEEM Group Manager: Dr. Sreekant Narumanchi



U.S. Department of **Energy Laboratories**




Efficiency and Renewable Energy

National Renewable Energy Laboratory



Leading clean energy innovation for 46 years 3,700 employees with world-class facilities


Campus is a living model of sustainable energy Sponsored by the U.S. Department of Energy Operated by the Alliance for Sustainable Energy



Center for Integrated Mobility Sciences

APEEM group manager: Sreekant Narumanchi Fifteen staff members involved in electrothermal, thermal-fluids, thermomechanical, and reliability research activities.

NREL APEEM Group Research Focus Areas




Advanced Packaging Reliability






Electric Motors






Power Electronics: Semiconductor Device and Package Research


- Semiconductor modeling research for widebandgap (WBG) and ultrawide-bandgap (UWBG) devices.
- Electrical and electromagnetic design for power electronics packages.
- Develop new packaging technologies.







Micro-/nanoscale device modeling




Equivalent circuit of extracted package


Multi-chip power module

Advanced Power Electronics Reliability


- Improve reliability.
- Develop predictive and remaining lifetime models.
- State-of-health estimation.
- Package parametric modeling.



Healthy device



Aged device (hot spot is formed)



18

Advanced Packaging Incorporating ODBC

Simplified packaging process has been envisioned with organic directbond copper (ODBC) substrates in a double-side-cooled module. Upper cold plate Upper Temprion 1. Bond lower Temprion layer 2. Etch bottom face of drain 3. Bond drain busbar and traces to lower Temprion layer. to lower cold plate. busbar and traces. Encapsulant Output 1 busbar Device Etch top face of drain Bond middle Temprion Sinter and wire bond 4. 5. 6. busbar and traces. layer and output 2 busbar. devices. Output 2 busbar Traces Source busbar Lower cold plate Middle Temprion Lower Temprion Drain busbar


9. Fill cavity with encapsulant.


7. Bond output 1 and source busbars to upper Temprion and upper cold plate. 8. Sinter previous assembly to

devices.

NREL | 19

Advanced Packaging Incorporating ODBC










Photo credit: Joshua Major


Power Electronics Thermal-Fluids Research

- Compact, power-dense WBGdevice-based power electronics
 - Higher-temperature-rated devices, components and materials.
 - Advanced heat transfer technologies.
 - System-level thermal management.









Component-level and system-level heat transfer

Thermal-Fluids Capabilities


Laboratory Resources



Single-phase liquid loops



Air cooling loops







Material thermal resistance characterization NREL | 22

Transient thermal tester

Two-phase liquid loops

Electrical Characterization Capabilities


I/V characterization



High voltage/current

Thermo-mechanical Reliability Capabilities

Nondestructive imaging



How To Work With NREL

Visit: www.nrel.gov/workingwithus/technology-partnership-agreements.html

- Shared resources collaboration (U.S. Department of Energy Electric Drive Technologies projects).
- Cooperative research and development agreements (CRADAs)
 - Shared resources
 - Funds-in.
- Strategic partnership projects
 - Interagency agreement
 - Funds-in agreement
 - Technical services agreement.
- Teaming on proposals in response to solicitations.

Thank You! Xiaoling Li Xiaoling.Li@nrel.gov

This work was authored by the National Renewable Energy Laboratory (NREL), operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. This work was supported by the Laboratory Directed Research and Development (LDRD) Program at NREL. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.

NREL/PR-5400-90407