NREL/TP-214-4502 • UC Category: 273 • DE92001171

NREL/TP--214-4502

DE92 001171

Polycrystalline Thin Film Materials and Devices

Annual Subcontract Report 16 January 1990 - 15 January 1991

I,

I

 \blacksquare

I

I

I

I

t

J

V

I

I

I

I

I

I

I

I

I

B. N. Baron, R. W. Birkmire, J. E. Phillips, W. N. Shafarman, S. S. Hegedus, B. E. McCandless *Institute of Energy Conversion University of Delaware Newark, Delaware*

NREL technical monitor: H.S. Ullal

National Renewable Energy Laboratory (formerly the Solar Energy Research Institute) 1617 Cole Boulevard Golden, Colorado 80401-3393 A Division of Midwest Research Institute Operated for the U.S. Department of Energy under Contract No. DE-AC02-83CH10093

Prepared under Subcontract No. XN-1-10023-1

November 1991
DISTRIBUTION OF THIS DOCUMENT IS UN

On September 16, 1991, the Solar **Energy Research** Institute **was designated a national laboratory, and Its name was changed to the National Renewable Energy Laboratory.**

I

I

I

TEST

I

I

I

I

I

I

I

NOTICE

This report was prepared as an account of work sponsored by an agency of the United States government. Neither the United States government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States government or any agency thereof.

> Printed in the United States of America Available from: National Technical Information Service U.S. Department of Commerce 5285 Port Royal Road Springfield, VA 22161

> > Price: Microfiche A01 Printed Copy A04

Codes are used for pricing all publications. The code is determined by the number of pages in the publication. Information pertaining to the pricing codes can be found in the current issue of the following publications which are generally available in most libraries: Energy Research Abstracts (ERA); Government Reports Announcements and Index (GRA and I); Scientific and Technical Abstract Reports (STAR); and publication NTIS-PR-360 available from NTIS at the above address.

DISCLAIMER

Portions of this document may be illegible electronic image products. Images are produced from the best available original document.

SUMMARY

Objectives:

I!

I

I

I

I

I

I

i

I

I

e

I

I

D

I

I

I

·I

I

The objectives of this research are to obtain the understanding of the materials processing, properties and performance of polycrystalline thin-film $cuInSe₂$ and $CdTe$ solar cells that are needed to achieve the goals for efficiency, reliability and cost for flat plate thin-film photovoltaic systems set by DOE for the National Photovoltaics Program. A further objective of this National Photovoltaics Program. program is to support the development of a competitive U.S. photovoltaic industry through collaboration with other research groups and the training of photovoltaic engineers and scientists.

Discussion:

A three-year phased research program of integrated investigations of processing, properties and performance of thin-film $\texttt{CurlnSe}_2$ and CdTe solar cells was undertaken by the Institute of Energy Conversion (IEC). Phase I, which was completed at the end of the first year, comprised of two tasks: $CuInSe₂-Based Materials and$ Devices; and CdTe-Based Materials and Devices.

Research on CuInSe₂-based materials and devices during Phase I concentrated on formation of CuInSe₂ thin-films by selenization of copper and indium layers, mechanisms limiting open circuit voltage in CuInSe₂ solar cells and an examination of the influence of CuInSe₂ thickness on performance.

Formation of CuInSe₂ by selenization of copper and indium metal layers promises to be readily translated from laboratory scale solar cells to commercial scale module manufacturing. The research conducted during Phase I of this program has found that the initial reaction of copper/indium bi-layers at 400°C with 2.5 mole per cent hydrogen selenide in argon at atmospheric pressure proceeds rapidly via a copper rich solid phase and indium rich liquid phase. micron thick CuInSe₂ films meeting the stoichiometry and morphology requirements for use in solar cells were formed using initial copper and indium bi-layers that were 0.23 and 0.56 microns thick, respectively. A small (active area~0.08 cm²) CuInSe₂/CdS device respectively. A small (active ar
with efficiency near 10% was made.

An alternative approach to selenization which replaces flowing hydrogen selenide with reaction of deposited layers of selenium indium and copper was also investigated. Single phase $CultSee_2$ films were prepared in a bell-jar vacuum system at 400 ° C with continuous impingement of thermally evaporated selenium during growth. A cell efficiency of 7% was attained.

The investigation of band gap modified CuInSe₂ using compositionally graded Cu(InGa)Se₂ to improve open circuit voltage was complicated by the presence of photoconductive behavior in the ZnCdS window layer. Experiments have shown that the photoconductive behavior is associated with introduction of a Ga gradient during growth of the band gap modified layer using elemental evaporation techniques. In a related study, elemental evaporation techniques. In a related study,
incorporation of gallium into the back of a cell by depositing a thin, 0.02 micron, layer of Ga onto the substrate prior to formation of the CuInSe₂ was found to have negligible effect on open circuit voltage.

I

I

,,

I

I

i

I

I

g

I

I

Q

I

I

I

I

I

Examining a large number (>100) of standard CuInSe₂ cells has shown that the devices with the highest V_{oc} are not those with the highest efficiency. Moreover, further analysis showed that the limitations to open circuit voltage cannot be described by simple Shockley-
Read-Hall recombination mechanism. An admixture of SRH and Read-Hall recombination mechanism. interface recombination or SRH with a voltage-dependent diode "A" factor were found to be consistent with observations to date.

One result of reducing the CuInSe₂ thickness is that the metal-CuInSe₂ back contact plays a larger role in the performance of the device. Three types of behavior -ohmic, blocking and accumulationwere considered. For CuInSe₂ less than one micron thick, either ohmic or blocking contacts contribute to significant degradation in cell performance. Achievement of thin high efficiency CuInSe₂ cells is likely to require development of an accumulation type contact which may be expected from placing a higher band gap layer of Cu(InGa)Se₂ between the CuInSe₂ and Mo.

Research on CdTe-based solar cells during Phase I concentrated on improving the repeatability of post-deposition processing. It was found that the 400°C heat treatment of $CdCl₂-coated CdTe$ works best if done in an $Ar - 0₂$ atmosphere. CdTe cells with open circuit voltage greater than 750 mV, fill factor exceeding 72% and efficiencies approaching 10% under Global AM 1.5 test conditions were achieved.

Efforts to improve short circuit current focussed on increasing light transmission through the CdS window layer. Thinner and restructured CdS layers were investigated and short circuit currents of 22-24 mA/cm² were observed. Reduction in CdS thickness
below 0.1 micron resulted in poor diode behavior. Reduction in below 0.1 micron resulted in poor diode behavior. thickness of evaporated CdS below 0.1 micron resulted in poor diode behavior.

Evaporated CdTe/CdS cells with Cu/Au contacts stored in ambient dark conditions for up to 18 months were found to degrade. Examination of these cells confirms reports by others attributing the degradation to the influence of gold in the contact to CdTe. CdTe/CdS cells with ZnTe:cu contacts appear to be more stable than cells with gold contacts.

Studies of CdTe/CdS junction behavior from measurements of currentvoltage behavior and spectral response indicated that the cell operates as p-n heterojunction with current dominated by SRH recombination in the junction region of the CdTe.

樹間

Highlights:

 \blacksquare

I

I

I

I

I

I

I

I

I·

I

D

1·

I

 \blacksquare

I

t

i

I

A small area (0.08 cm^2) CuInSe₂/CdS solar cell with 10% efficiency was fabricated with CuInSe₂ formed by selenization with hydrogen selenide.

Single phase CuInSe₂ films were prepared by reaction of deposited copper-indium-selenium layers and a cell efficiency of 7% was attained.

 \blacktriangleright The open circuit voltage of CuInSe₂ solar cells cannot be solely described by a Shockley-Read-Hall recombination mechanism.

For CuInSe₂ less than one micron thick, the back contact significantly influences cell performance.

Restructuring of CdTe by heat treating $CdCl₂$ -coated CdTe must be carried out without exposure to moisture.

 \blacktriangleright By reducing the thickness of CdS in CdTe/CdS solar cells,
short circuit currents of 22-24 mA/cm 2 were observed. Further short circuit currents of $22-24$ mA/cm² were observed. reduction in CdS thickness below 0.1 micron was limited by interdiffusion between CdS and CdTe.

• CdTe/CdS cells with gold contacts stored without protection from the atmosphere were found to degrade. The degradation was
attributed to the gold contact to CdTe. CdTe/CdS cells with attributed to the gold contact to CdTe. ZnTe:cu contacts appeared to be more stable.

• The CdTe/CdS cell operates as p-n heterojunction with current dominated by SRH recombination in the junction region of the CdTe.

LIST OF CONTRIBUTORS

Bill N. Baron Robert W. Birkmire James E. Phillips

William N. Shafarman

Steven S. Hegedus Brian E. McCandless

David A. Fardig Robert D. Varrin, Jr.

Sandeep Verma Madhumita Roy Kenneth Schubert

Sally I. Gordon

Herbert o. Wardell Sarah K. Buchanan Margaret Lubanski Ronald Dozier

Elaine A. Koronik

Sally Asher (SERI) Keith Emery (SERI)

Peter v. Meyers (AMETEK) Arthur Nelson (SERI)

Scot Albright (Photon Energy) Bulent Basal (ISET) Walter E. Devaney (Boeing) Erten Eser (Chronar)

Project Director Principal Investigator Principal Investigator I

I

I

,I

I

I

 \blacksquare

I

I

I

·1

I

<u>a</u>

I

I

t

I

Band Gap Modified CuInSe, and Window Layer Development CdTe Device Analysis CdTe Material and Process Development CdTe Device Analysis CuInSe₂ Selenization and CdS Solution Growth CuInSe₂ Selenization CuInSe₂ Device Analysis Device Fabrication and Processing CuInSe₂ Deposition and CdS Solution Growth (CdZn)S and CdTe Deposition Cell Testing Device Measurements Instrumentation

Report Preparation

SIMS Measurements for CdTe Cell Testing

CdTe Material and Processing AES and XPS Measurements for CdTe CdTe Material CuInSe₂ Material CuInSe₂ Device Analysis CuInSe₂ Selenization

vi

TABLE OF CONTENTS

I

I

I

I

I

I

I

.I

I

I

I

t

I

i

1

I

j

I

,.

vii

LIST OF FIGURES

PAGE

I

Ñ

I

I

I

I

·I

,

I

I

t

I

i

O_U

I

I

LIST OF TABLES

PAGE

I

I

t

I

I

i

10

 \blacksquare

I

I

I

I

I

1-

I

I

I

I

ix

SECTION 1.0 INTRODUCTION

1.1 BACKGROUND

I

I

I

I

-1

t

I

I;

 \blacksquare

I

I

I

 $\overline{}$

I

t

I

J

I

Î.

Modules utilizing copper-indium-selenide (CuInSe₂) and cadmium telluride (CdTe) have emerged as promising candidates for meeting the DOE long range efficiency, reliability and cost targets for flat plate photovoltaic energy systems (1).

Under the SERI Polycrystalline Thin-Film Task, the Institute of Energy Conversion (IEC) has been conducting an integrated program of investigation of CuinSe2-solar cells (2). IEC has established a two-step physical vapor deposition (PVD) process and a two-step physical vapor deposition (PVD) process and
characterization capabilities for fabricating and analyzing stateof-art CuInSe₂ materials and devices. This enabled IEC to: achieve open circuit voltage of 0.55 Volts by alloying CuInSe₂ with Ga to increase the band gap; show that band gap modified increase the band gap; show that band gap modified
Cu(InGa) Se₂/CuInSe, has promise for achieving increased open circuit voltage without loss in short circuit current; fabricate a CuInSe₂/CdS solar cell with short circuit current of 40 mA/cm² using a thin CdS window layer deposited from aqueous solution and sputtered ZnO transparent conductor; fabricate a CuInSe₂/CdS solar cell in a superstrate configuration - glass/ITO/CdS/CuInSe₂/Pt - with >5% efficiency; develop a bi-facial spectral response technique for determining the diffusion length and optical absorption coefficient of $CulnSe₂$ in an operational $CulnSe₂$ solar cell; and quantitatively model the effects on current-voltage behavior of heating CuInSe₂ solar cells in air and in hydrogen on the basis of reversible changes in Fermi level position in CuInSe₂.

IEC also initiated a chemical reaction engineering analysis of the formation of device quality CuInSe₂ by selenization of copper and indium metal layers, a process which promises to be more readily translated from the laboratory scale solar cells to large area module manufacturing.

These results, along with those obtained by others under the SERI Polycrystalline Thin-Film Task indicate that further improvements in performance and cost potential of $CultS_2$ modules can be expected from continued investigations of processing, material properties and device behavior.

Research conducted by IEC on CdTe has also shown that PVD is capable of producing near state-of-art CdTe materials and devices and that sequential post-deposition treatments are critical for achieving efficiencies above 10% regardless of CdTe deposition technique (2). Recent results obtained by IEC and others under the SERI Polycrystalline Thin-Film Task indicate that further research is likely to lead to achievement of practical efficiencies greater than 15% and long term stability for thin-film CdTe modules.

1

Accordingly, a continued research effort with the objective of obtaining the understanding of materials processing, properties and performance of polycrystalline thin-film solar cells needed to achieve the goals for performance, cost and reliability set by DOE
for the National Photovoltaics Program is needed. A further for the National Photovoltaics Program is needed. objective of such a program should be to support the development of competitive U.S. photovoltaic industry through collaboration with other research groups and the training of engineers and scientists in photovoltaic technology.

I

I

I
I

I

,I

I

I

1.

J

I

I

I

' I

A

i

1.2 TECHNICAL APPROACH

In order to achieve these objectives IEC has undertaken a phased three year program to carry out the following integrated research tasks:

Task 1 - CuInSe, Based Materials and Devices

- A. Characterize and optimize selenization of Cu/In films with a primary goal of establishing capability to fabricate stateof-art CuInSe₂ materials and devices by selenization and explore use of alternatives to H_2 Se.
- B. Increase open circuit voltage in CuInSe₂-based solar cells, through investigations of reducing space charge recombination by alloying with gallium and/or sulfur and reducing the space charge width in the CuInSe₂ by optimizing doping levels in the $CuInSe₂$ and window layers.
- c. Examine interface recombination as a limiting mechanism for open circuit voltage by fabricating and characterizing CuInSe₂
heterojunctions with ZnSe, ZnO, or other thin, n-type heterojunctions with ZnSe, ZnO, or other thin, materials.
- D. Identify the controlling mechanisms and demonstrate approaches for improving open circuit voltage in superstrate CuInSe₂ devices.
- E. Quantify losses due to multidimensional junction effects and relate them to material processing and properties.

Task 2 - CdTe Based Materials and Device

- A. Characterize and optimize fabrication of state-of-art CdTe material and devices using physical vapor deposition to deposit CdTe.
- B. Develop and characterize thermally stable, transparent contacts to CdTe.
- c. Develop a quantitative model of the effects of sequential post-deposition processing, from systematic studies of the following relationships: CdCl₂/high temperature heat treatment step and restructuring of CdTe; contacting/low temperature heat treatment and type conversion of CdTe; chemical treatments with bromine-methanol (or hydrazine).

D. Develop and optimize high transparency n-type window layer/heterojunction partners for increased short circuit current. Tin oxide and thin (<50 nm) CdS will be investigated for realizing short circuit currents in excess of 25 mA/cm². Other window layers, including ZnCdS, will be used to study heterojunction interface mechanisms limiting open circuit voltage.

Task 3 - CuInSe₂ and CdTe Cells with Thin Absorber Layers

- A. Fabricate and characterize CuInSe₂ solar cells with CuInSe₂ absorber layers 1 micron or less in thickness and CdTe solar cells with CdTe absorber layers 0.3 micron or less in thickness. The effects of thin absorber layers on cell efficiency will be investigated. current, open circuit voltage and fill factor will be investigated. Losses in short circuit current, open circuit voltage and fill factor due to reduced thickness will be quantified with particular emphasis on recombination losses at ohmic contacts, optical losses due to decreased optical path length and shunts.
- B. Develop and assess approaches for minimizing thickness-related losses, with particular emphasis on use of back surface reflection and texture to enhance optical absorption in thin CuInSe₂ and CdTe cells.
- c. Fabricate and optimize the efficiency of thin absorber layer $Censuremath{\text{uInSe}}_2$ and CdTe solar cells.

1.3 OUTLINE OF REPORT

I

I

I

I

I,

'f

I

I

I

,,,

I

1

i

I

I

I

• I

a

In this report we describe the significant results and conclusions reached at the end of the first year of the program.

Section 2.0 is devoted to CuInSe₂ material and device research. Results of studies of the kinetics of CuInSe₂ formation by reaction of Cu and In layers with H_2 Se and the achievement of a 10% small area described in Section 2.1. CuInSe₂ formation, area cell are described in Section 2.1. materials characterization and solar cell results obtained by reaction of Cu/In layers with elemental Se are also presented. In Section 2.2 efforts to understand and develop effective ways of improving open circuit voltage in CuInSe, devices are reported in connection with photoconductive window layer effects on band gap modified CuInSe₂ devices. The relationship between open circuit voltage and diode ideality factor obtained from analysis of current-voltage data is also discussed in Section 2.2. The characteristics of superstrate devices, influence of grain characteristics of superstrate devices, structure and implications for future developments are presented in Section 2.3. The report of progress with CuInSe₂ materials and devices concludes in Section 2.4 with a consideration of the effect of thin CuInSe₂ on device performance.

CdTe solar cell device research is covered in Section 3.0. The
effects of humidity and heat treatment atmosphere on the effects of humidity and heat treatment atmosphere on effectiveness and repeatability of post-deposition processing of are described in Section 3.1. Section 3.2 reports the results of an investigation of window layer processing and properties in an Investigation of window raper processing and proporties in cells. The effect of contacts on CdTe cell behavior and stability found in Section 3.3 includes results obtained with ZnTe:Cu contacts that were developed at IEC under the SERI "New Ideas" Program, as well as conventional metal contacts. Finally, efforts to characterize and understand CdTe device behavior are reported in Section 3.4. The discussion of device analysis results includes a comparison of methods for determining short circuit current, sub-
band gap spectral response, and mechanisms of junction spectral response, and recombination.

I

I

,,

I

11

,I

1

I

1

I'

Î

I

j

I

A

I

SECTION 2.0 CuinSe2 MATERIALS AND DEVICES

2.1 CuInSe₂ THIN GROWTH

I

I

 $\overline{\bullet}$

I

 $\overline{\bullet}$

I

 \mathbf{r}

I

I

I

I

i

1

I

1

Î.

I

I

I

CuInSe₂ films were grown by two techniques: 1) elemental evaporation which provided CuInSe₂ and Cu(InGa) Se₂ films to support the efforts to improve the open circuit voltage and developed improved window layers; and 2) selenization of Cu/In layers which included forming CuInSe₂ films from Cu/In layers in either H_2 Se or Se.

2.1.1 Two-step Elemental Evaporation

CuinSe₂ films were deposited by elemental vacuum evaporation from cu, In and Se effusion sources where the incident fluxes are controlled by precisely controlling source temperature. The films are grown by a two step process where both substrate temperature and the incident flux ratio of Cu/In is increased during the deposition as described previously (3) . Eight 2.5 x 2.5 cm deposition as described previously (3) . substrates are coated with C uInSe₂ during each deposition. The substrates are typically a combination of 7059 or soda lime glass coated with from 400 nm to 1. o microns of Mo. One sample from each deposition is processed into devices to verify the quality of the_ $Censure_2$ films. A fourth Ga source in the system was to deposit $Cu(InGa)Se₂$ films with a thin wider bandgap layer.

2.1.2 Selenization of Cu/In Layers in H₂Se/Ar Gas

The emphasis of the research was two-fold: 1) to develop a process to form CuInSe₂ films for high efficiency solar cells in a flowing H2Se/Ar system and characterize the films properties particularly with respect to films grown by elemental evaporation; and 2) characterize the selenization process to develop the fundamental information need for development of large scale systems.

Selenizations of Cu/In layers were carried out in a 2 cm diameter quartz reaction tube shown schematically in Figure 2-1. The 60 cm long tube was heated with a jacket and substrate temperature was controlled to $+/- 2^{\circ}$ C by a digital programmable controller. A 5.1% hydrogen selenide in argon gas mixture from Matheson Gas Products with a hydrogen selenide purity of no less than 98% was used.

Hydrogen selenide gas mixture and pure (99.999%) argon gas flows were controlled by means of a mass flow controller and rotameter, respectively. The gases passed through a mixing tee prior to introduction into the reaction tube.

Figure 2-1 Quartz Tube Reaction Apparatus for Selenization

 ϵ

Figure 2-2 depicts the selenization process steps:

- deposition of the Cu/In layers on Mo/glass substrates deposited by e-beam;
- purge or evacuation of the heated tube reactor;
- introduction of .a flowing inert gas (usually argon);
- heat up to reaction temperature, often with a hold at an intermediate temperature;
- reaction at $380 450^{\circ}$ C in the presence of $3 12\%$ by weight hydrogen selenide in argon;
- purge with argon with an anneal at an elevated temperature for 0-2 hours;
- cool down to room temperature.

I

I

t

I

I'

l

' **j**

t

' I

j

I

I

"I

I

I

I

j

The quartz tube reactor has three zones: 1) an entrance region 20 cm long in which gases are heated to reaction temperature and pyrolysis of H2Se begins; 2) a constant temperature reaction zone 20 cm long in which the substrates are located; and 3) a cool down zone.

Cu/In layers were deposited by e-beam evaporation on both Corning 7059 and soda lime glass substrates coated with Mo and were examined by optical microscopy, SEM/EDS to characterize their morphology and also dissolved in aqua regia to determine absolute amounts of the two metals by AA analysis. XRD was used to investigate the phases present in the as-deposited layers. Cu/In layers were also heat treated and examined by optical microscopy and SEM to evaluate the effect of the heat up process on morphology. XRD was used to identify and follow the progress of XRD was used to identify and follow the progress of the intermixing of the copper and indium.

Selenized copper, indium and Cu/In films were examined by SEM, EDS, optical microscopy, and XRD. Films were also dissolved in aqua regia for AA analysis to determine the uptake of selenium into the films and to evaluate the possible loss of indium selenide species Optical reflectance measurements were made to compare the surface texture of the selenized films to evaporated material.

Cu/In layers with molar ratios from 0.8 to 1.1 were selenized under different H₂Se gas concentrations and flows rates at a reaction temperature of 400 $^{\circ}$ C. The composition and structure of the CuInSe₂ films were characterized and (CdZn)S/CuInSe₂ devices fabricated to determine the best growth parameters for devices(CdZn)S/CuInSe,.

Experiments to investigate the individual steps in the selenization process shown in Figure 2-2 are described below:

Figure 2-2. Selenization Process Steps

8

Metal Layer Depositions

I

I

 \blacksquare

I

1

I

I

j

·f,

I

I

-
1

1

j

1

I

I $\overline{}$

I

Cu/In bilayer films were deposited by electron gun evaporation from 99.999% pure copper and indium sources. Nine one square inch 2 *µm* Mo-coated glass substrates in a three by three square array, or eighteen $1/2$ " by 1 " substrates were placed into the deposition system at one time. Copper was deposited first, followed by a top
layer of indium. Films selenized from Cu on In layers did not Films selenized from Cu on In layers did not adhere to the Mo-coated 7059 or soda lime substrates. The copper to indium atomic ratio was chosen to be between O. 85 and O. 90, since selenized films from this starting material were found to produce high efficiency devices. To achieve a final CuInSe₂ film thickness of about 2 μ m, copper and indium thicknesses of 2300Å and 5600A respectively were chosen.

Based on AA analysis, the copper deposition process was found to be controllable to within +/- 4. 7% for the 2300A films. The indium deposition process for 5600A films was found to be controllable to· within +/-2.5%. For a target copper to indium ratio of 0.90, the actual ratio was found to be in the range of O. 85 to O. 95, corresponding to a control over the ratio of +/-5.5%. Thicknesses of the films were verified using optical interferometry and surface profilometry.

- For single layer films, the copper layer was observed by SEM and optical microscopy to be smooth and specular. On the other hand, the indium layers usually appeared rough, with droplets or connected pools of indium approximately 10 *µm* across. Figure 2-3 is an SEM micrograph of a Cu/In bilayer. XRD of as-deposited Cu/In bilayers showed the presence of some intermetallic Cu/In phases in addition to the pure metals.

Cu/In Heat Treatments

The copper-indium phase diagram shows that at 400° C, a solid consisting of approximately 40% indium and 60% _copper co-exists with a liquid phase consisting of approximately 90% indium. During hot stage optical microscopy, we observed the formation of liquid and solid phases at temperatures between 150°C and 450°C. Heat treatments of the Cu/In bilayers on glass and Mo-coated glass substrates were performed in 200 sccm of flowing argon at temperatures between 300°C and 450°C for times as short as 1.5 minutes and as long as 8 hours. The irregular, connected structure of the indium layer was preserved for heat treatments of up to two hours at 400°C. XRD patterns of films heat treated for 15 minutes at 400°C showed no pure copper but a pure indium metal phase. For most of the heat treated films, the XRD patterns could be related to one or more of the established Cu/In intermetallic phases {e.g. Cu₉In₄, Cu₄In). After about one hour at 400°C, the XRD patterns of the films stabilized indicating that an equilibrium was reached between copper and indium as one expects from the phase diagram.

Figure 2-3. SEM micrograph of an as deposited Cu/In bilayer.

The results of heat treatments at lower (300°C) and higher (450°C) temperatures were qualitatively similar to those at 400°C. At temperatures were qualitatively similar to those at 400°C.
300°C, XRD results after 120 minutes showed little

change, while the same was true after 15 minutes at 450°C. Atomic absorption analyses of heat treated copper/indium bilayers showed no measurable loss of indium due to the heating process.

Selenizations of Copper and Indium single Layers

A

I

 $\sum_{i=1}^{n}$

I

/I

I

I

I

I

I

I

I

 \blacksquare

 \blacksquare

t

I

I

I

I

Copper and indium layers on Mo-coated glass substrates were selenized by placing four $1/2$ "x 1 substrates in the quartz tube reaction system (Figure 2-2). Reaction temperature was 380°C,
400°C or 420°C. Reaction time was varied from 1.5 minutes to 2 Reaction time was varied from 1.5 minutes to 2 hours. Heat up to reaction temperature was accomplished in about ³o minutes. After holding for 2 to 3 minutes at the reaction temperature, a hydrogen selenide/argon gas mixture was introduced into the reactor at a flow rate of 35 to 75 sccm. Since the substrates were placed halfway along the axis of the 60 cm long reaction tube (at the midpoint), the hydrogen selenide gas would be expected to reach the substrates in about one minute.

Residence time distribution experiments on the reaction system with injections of trace amounts of He in a flowing argon stream indicate that axial dispersion will reduce this time by about 50%. For an estimated hydrogen selenide diffusivity of 0.4 cm² /second, the Peclet number based on the length of the reactor is about 30. This supports the observation that axial dispersion will play a role in determining the actual concentration of hydrogen selenide at the substrates as a function of time. A best estimate of the time it took for the gas to reach the substrates is thirty seconds. We further expect that the gas concentration would be generally uniform across the tube cross-section as the characteristic time for radial diffusion process is on the order of a few seconds, while the characteristic time for axial convection is about 30 seconds.

Once the desired reaction time was reached, the hydrogen selenide gas flow was stopped and the reactor was quickly purged with 2000 sccm of flowing argon. The films were allowed to cool to room
temperature in 30 minutes. Faster cooling of the films often Faster cooling of the films often resulted in peeling from the substrates.

Figure 2-4a shows the results of selenizations of 2000A copper layers on Mo-coated glass for increasing reaction time. (This figure is a corrected version of that used as Figure 2-4a in reference (4). Re-evaluation of the data indicated that the Cu reference (4). Re-evaluation of the data indicated that the Cu
thickness was incorrect due to the calibration of the AA incorrect due to the calibration of the AA spectrometer. The data was corrected based on XRD results of the film selenized for 20 min. which indicated that it was entirely converted to $Cu_{2-x}Se$. Thus, the actual Cu thickness could be converted to Cu_{2-x}Se. Thus, the actual Cu thickness could be estimated.) These experiments were performed in 2.6 mole% by These experiments were performed in 2.6 mole% by weight hydrogen selenide in argon at *400°C.*

 $\overline{12}$

1

1

Í

 \blacksquare

I

I

 13

Figure 2-4(c) Atomic Composition during Bilayer Selenization

 $\overline{14}$

XRD evaluations of the selenized copper films indicated the presence of a Cu_{2-x}Se (JCPDS Card 6-680) compound for reaction times presence of a ca_{2-x}oe (ocrbs card o coo) compound for reaceron crmes
greater than 5 minutes. Figure 2-5a is an SEM micrograph of a selenized copper layer. The grain size of the selenized copper films is about $1-2$ μ m. The films were generally uniform over the substrates.

Figure 2-4b shows the results of selenizations of 5000A of indium layers for increasing reaction times. These experiments were also performed in 2.6 mole % by weight hydrogen selenide at 400°C. As indicated in the figure, the rate of incorporation of selenium into the film slows after 15 minutes. XRD evaluations of the selenized indium reveal the presence of In and In_2Se_3 phases in the earlier stages, with eventual conversion to hexagonal β -In₂Se₃ (JCPDS Card 20-494) after 20 minutes. The final composition of the selenized indium layers is in close agreement with that expected for In_2Se_3 . Figure 2-5b depicts an SEM micrograph of a typical selenized indium layer. In general, the selenized indium films appeared irregular, with no discernable grain structure or size.

Selenizations of Cu/In Bilayers

I

I

I

I

I

I

t

I

1

I

I

·I

I

.I

I

I

I

1

I

At the reaction temperatures of interest, H_2 Se can dissociate by pyrolysis to form H_2 and selenium species, primarily Se_2 according to: 2 H_2 Se ---> 2 H_2 + Se₂

Figure 2-4c shows the results of selenization of a Cu/In bilayer consisting of 2300A of copper and 5600A# of indium for increasing reaction times. (This figure *is* a corrected version of that used as Figure 2-4c in reference ?. Re-evaluation of the data indicated that the Cu thickness was incorrect due to the calibration of the AA spectrometer. The data was corrected based on the CuInSe₂ film composition of the Cu/In film composition of the Cu/In layer selenized for 20 min.) The progress of the selenization reaction as measured by increasing incorporation of selenium into the film appears to be essentially complete within 15 to 20 minutes.

XRD evaluations of these films after cooling revealed the presence of In_2Se_3 almost from the onset of the process. Some matches to copper selenides patterns (CuSe, Cu₂Se, and Cu_{2-x}Se) were present from the onset as well. CuInSe₂ peaks were detected as early as three minutes into the selenization, with the entire XRD pattern coinciding with single phase CuInSe₂ by 30 minutes. Although the coinciding with single phase CuInSe₂ by 30 minutes. final selenium content of the film is shown to be about 52%, EDS analyses indicated a selenium content of about 50%. The excess selenium measured by atomic absorption is believed to be associated with selenization of the exposed molybdenum edges of the film. This observation is also applicable to the selenization of single layers.

Figure 2-5c shows an SEM micrograph of a selenized Cu/In layer on 2 µm Mo-coated soda lime glass. As with the selenized copper

Figure 2-5. SEM micrographs of selenized layers (a) copper, (b) indium, and (c) Cu/In bilayer (10 μ m marker shown).

layer, the grain size appears to be about $1-2$ μ m. The films were uniform over the entire 2 square centimeter substrate.

활동학

ीरें कुने

Cu/In layers were selenized in the flowing H_2 Se reactor to evaluate CuInSe, films for devices. The best cells were made on CuInSe, films grown from Cu/In layers with molar ratios from 0.85 to 0.95 that were selenized in flowing H_2 Se (3.43% by weight)/Ar at 400°C for 30 to 70 minutes. Table 2-1 summarizes the I-V results for
these cell from each piece with efficiencies over 6%. It should these cell from each piece with efficiencies over 6%. be noted that the device with the highest V_{oc} was made using thin solution grown CdS. With the exception of two samples, the starting Cu/In layers were from the same e-beam deposition. The control of the Cu/In layer deposition appears to be critical for achieving high efficiency CuInSe₂ devices. Currently our procedure for selecting substrates is to evaluate the Cu/In ratio by AA and examine surface structure by both optical and SEM microscopy. These results are then correlated with EDS and SEM analysis after selenization.

Table 2-1 Best Cell Results Using Selenized CuInSe₂ Films

* solution grown CdS

I

I

I

I

I

I

1

I

I

I

 $\hat{\mathbf{I}}$

t

I

I

I

I

Twenty-seven Cu/In samples, 8 of which were from the same Cu/In e-beam deposition, were selenized under identical growth conditions in the reactor and were then made into CuInSe₂/CdS devices to evaluate the reproducibility of the process. From 1 to 6 cells were fabricated on each sample. out of these samples only 7 samples had an average fill factor greater than 40%. The rest were categorized as shorted or open depending on the slope of the I-V characteristic. The samples with "live cell" had $J_{sc} \sim 30$ mA/cm² and V_{oc} ~ 0.37V. The lack of reproducibility is associated with; 1) the integrity of the glass to metal seal to the reactor tube, which can allow air to enter the system during film growth and 2) variability in the Cu/In ratio of the starting substrate and 3) defect structures in the cu-In layers formed during the e-beam deposition.

17

2.1.3 Selenization of Cu/In layers using elemental Se

An alternative way of selenizing cu-In layers using Se vapor in a vacuum system is being developed. The selenization process consists of the following: 1) 1 micron of Se is deposited by thermal evaporation with no intentional heating of the substrates 2) the samples are then heated to an intermediate reaction temperature in the presence of Se vapor for nominally 15 min 3) the samples are heated to 400°C in the presence of Se and reacted for 1 hr. and 4) the samples are cooled to room temperature (2) hr.). Substrates with Cu:In ratios from 0.9 to 1.2 were selenized using this approach and an intermediate temperature of 250 c. Single phase CIS films were confirmed with XRD and in Table 2-2 the composition of the CuInSe₂ films are summarized.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I'

I

I

I

I

Table 2-2

Composition of Selenized Cu/In Layers

Devices were made on all samples, but the cells had poor performance or were shorted with the exception of the sample on soda lime glass (all others were on 7059 glass} and the best device had an efficiency of over 7% with V_{oc} = 0.378V, J_{sc} =29.9 mA/cm², and FF=55.2%. Based on these encouraging results work will continue on the method during the coming year.

2.2 CuInSe₂ CELL ANALYSIS AND V_{oc} IMPROVEMENT

2.2.1 Introduction

Analysis of CuInSe₂/(CdZn)S cells has shown that they are dominated by Shockley-Read-Hall (SRH} recombination in the space charge region, where p-n, and the barrier height is equal to the bandgap of the absorber, l.OeV (3). Therefore, the recombination can be reduced and V_{oc} increased by increasing the bandgap of the absorber in the space charge region or by reducing the depletion width. To increase the bandgap, thin Cu(InGa)Se₂ layers were deposited on CuInSe₂ films and cells were fabricated. If the higher bandgap layer is thin enough compared to the space charge width, a barrier to photogenerated carriers should have a very small effect on the fill factor and J_{sc} (5). Preliminary results showed that V_{oc} can be increased this way while generating carriers out to the CuInSe₂ band edge (7) . However, the cells had low J_{sc} and FF, and spectral response measurements indicated that the (CdZn)S became very photoconductive in these cells.

During the current reporting period, several modifications to the deposition of the CuInSe₂, Cu(InGa)Se₂, and (CdZn)S layers have deposition of the carmoe₂, ea(inca) 52 , and (carm) rapers have been made in an attempt to improve the cell performance. However, the problems mentioned above remain. In addition, results will be reported for cells with Ga deposited at the Mo/CuInSe₂ interface. Finally, analysis of the current mechanisms limiting V_{oc} in CuInSe₂ cells has continued. Results show that the cells have a range of diode A-factors, from 1.2 to >2, which cannot be described by a simple SRH model. Alternatives which also take into account Alternatives which also take into account observed variations in I-V data with intensity or current are being evaluated.

2.2.2 Bandgap Modified Cells

I

I

I

I

I

I

1

I

1

I

I

I

1

 \blacksquare

1

I

I

1

I

CuInSe₂/Cu(InGa) Se₂ films have been deposited by thermal evaporation using four elemental effusion sources. CuInSe₂/Cu(InGa) Se₂/ (CdZn) S cells with the bandgap modified in the space charge region were fabricated as described previously [3]. Two deposition sequences were used in the present work: 1) a thin Cu(InGa) Se₂ layer was deposited in a second evaporation on completed CuInSe, films which were re-inserted in the evaporator; and 2) a surface layer was produced with a single three step evaporation which included produced with a single three seep evaporation which increased
standard Cu-rich and Cu-poor CuInSe₂ layers deposited at a substrate temperature T_{ss} =300 and 450°C immediately followed by a thin Cu(InGa)Se₂ layer deposited at $T_{ss}=350$ or 450°C.

Using the first sequence in which the Cu(InGa) Se₂ films are deposited on completed CuInSe₂ films, a range of film parameters and deposition conditions were evaluated. These included varying the Cu(InGa)Se₂ thickness from $0-0.4\mu$ m, the composition from $-20-$ 25 \%Cu , and T_{ss} during the Cu(InGa)Se₂ deposition from 300-500 °C. The Cu(InGa) Se₂ layer thicknesses were determined with a Dektak profilometer on witness pieces deposited on glass. Since the profilometer on witness pieces deposited on glass. composition of the Cu(InGa)Se₂ layers was difficult to determine due to their thinness, a thicker layer (1.5µm) was deposited at 450°C using the same source temperatures. The composition of the 1.5µm thick film was measured by atomic absorption spectroscopy and found to be: 24% cu, 19% In, 7.5% Ga, and 49% Se. Lower cu compositions were achieved by reducing the cu source temperature while holding all other parameters fixed during the Cu(InGa) Se_2 deposition. The Ga content was determined from cells made on The Ga content was determined from cells made on witness pieces with just the thin Cu(InGa)Se₂ layers deposited on Mo. While these cells generally had poor diode characteristics the long wavelength edge of the spectral response was used to determine the bandgap and, using the data of Dimmler et al. (7), the ratio Ga/(In+Ga).

The cu, In, Ga, and Se composition profiles for three CuInSe₂/Cu(InGa) Se₂ layers were determined by SIMS measurements

done by Sally Asher at SERI. The data shows that films deposited by the two evaporation sequence, in which the CuInSe₂ film is reinserted into the evaporator for the Cu(InGa)Se₂ deposition, with the Cu(InGa)Se₂ layers $~1200$ Å and $~100$ Å thick, respectively, have a well defined Ga rich region at the surface. After this surface layer the Ga count falls off rapidly and is reduced by more than 2 orders of magnitude after 0.5μ m sputtering depth. The profile for a sample with the CuInSe₂/Cu(InGa)Se₂ layers deposited in the single 3 step evaporation sequence still shows a clearly defined Ga rich layer, but a much higher Ga content in the bulk CuInSe₂ due to Ga diffusion during the deposition process.

I

I

I

I

I

I

.,

I

I

I

I

I

I

I

I

I

I

I

I

For devices, $CultnSe₂/Cu(InGa)Se₂ layers were deposited on glass/Mo$ substrates. Evaporated In-doped (CdZn)S films with thickness ~1.5 μ m, 0-15% Zn, and sheet resistance \approx 500/ μ were deposited on $\texttt{CulnSe}_2/\texttt{Cu}(\texttt{InGa})\texttt{Se}_2$. Devices in a substrate configuration were completed with sputtered ITO and Ni contacts. Previously, I-V completed with sputtered ITO and Ni contacts. results were given for cells with three thicknesses of 1.15 eV bandgap Cu(InGa)Se₂ layers (6). With the Cu(InGa)Se₂ layer $0.4 \mu m$ thick, V_{oc} was close to that of a cell with uniform Cu(InGa) Se₂ but J_{sc} was much smaller. As the Cu(InGa) Se₂ layer thickness was As the Cu(InGa) Se₂ layer thickness was reduced, V_{oc} decreased and J_{sc} increased. Since V_{oc} is limited by recombination in the space charge region, the reduction in V_{oc} indicates that the layer thickness was less than the space charge width. In all cases, the cells had low fill factors.

Figure 2-6 shows the J-V characteristics for a cell with the $Censuremath{\mathrm{u}}$ CuinSe₂/Cu(InGa)Se₂ layers deposited in two evaporations with a ~400Å thick Cu(InGa)Se₂ layer and Ga/(In+Ga) \approx 25%. The curves are shown after 8 and 24 hours total heat treatment in air at 200°c. After 24 hours, with the voltage maximized, the cell had $V_{oc}=0.44V$, $J_{sc}=27mA/cm^{2}$, and FF=27%. The inflection point in the power quadrant of the J-V curve suggests that there is a barrier in the conduction band at the CuInSe₂/Cu(InGa)Se₂ interface. As the forward bias voltage is increased minority carriers generated deeper in the bulk CuInSe₂ will be blocked by this barrier and only carriers generated in the $Cu(InGa)Se₂ layer will be collected.$ After only 8 hours heat treatment V_{oc} was not maximized which indicates that the CuInSe₂ is more resistive and, therefore, the space charge width is greater (8) . As a result, a barrier to minority carrier collection will have less effect on the collection so J_{sc} and FF are increased, particularly in the long wavelength response. In addition, the low FF may be due to a smaller In addition, the low FF may be due to a smaller diffusion length when Ga is present. Similar behavior was reported by Klenk et al. (9) for Cu(InGa)Se₂ cells in which the resistivity was increased by hydrazine treatment and by Tuttle et al. (10) for $CuInSe₂/Cu (InGa) Se₂ cells.$

The spectral response for the same CuInSe₂/Cu(InGa) Se₂ cell is shown in Figure 2-7 at ov and -lV bias voltage and under ELH bias illumination. The long wavelength response *is* strongly voltage dependent, as expected for the low $J_{\rm sc}$ and FF. response and J-V measurements also show that the (CdZn)S layer has become highly resistive and photoconductive after processing.

I

I

I

I

I

I

1

I

1

I

I

I

 \blacksquare

I '

I

I

 \blacksquare

I

The high resistance layer of (CdZn) S has been identified by spectral response and light and dark J-V measurements. The lightdark crossover of the J-V characteristics indicate light dependent changes in electric field and current collection mechanisms. The photoconductive peak near the (CdZn)S band edge in the spectral response with ov bias identifies the (CdZn)S layer as the cause of the light induced changes (11). The high resistance (CdZn)S alters the electric field distributions in the active CuInSe₂/Cu(InGa)Se₂ layers, so the effects of the addition of the Cu(InGa)Se₂ cannot be separated from that of the (CdZn)S. Hence, it has not been separated from that of the (CdZn)S. Hence, it has not been
determined which parts of the changes in J_{sc} , FF and spectral response are caused by the high resistance (CdZn)S layer and what parts are caused by the $Cu(InGa)Se₂ layer.$

The described behavior of these CuInSe₂/Cu(InGa)Se₂ cells has been observed despite any variations in deposition conditions. Cell results for cells with \sim 1200Å thick Cu(InGa) Se₂ layers deposited at $T_{ss}=300-500\degree$ C and with ~20 and ~24% Cu are shown in Table 2-3. In each case, the cells had low fill factors due to In each case, the cells had low fill factors due to highly resistive (CdZn) s. The same effects were seen for different thickness Cu(InGa)Se₂ layers. However, a cell fabricated with the same two evaporation sequence but with no Ga in the second evaporation did not have the highly photoconductive (CdZn) s. Also, increasing the indium doping level or eliminating the Zn in the (CdZn)S to increase the as-deposited conductivity had little or no
effect. Finally, it was determined that the resistive (CdZn)S Finally, it was determined that the resistive (CdZn)S layer is not present when a cell is made with a homogeneous $Cu(InGa)Se₂ layer.$

Cells were also fabricated from $\texttt{Censure}_2/\texttt{Cu}$ (InGa) Se $_2$ layers deposited in a single three step deposition. The best cell from this deposition sequence had V_{oc}=0.428mV, J_{sc}=29.1mA/cm², FF=46% and 6.6% efficiency. A control piece was made, using a shutter in the evaporator, with just the CuInSe₂ layer on one half and just the thin Cu(InGa) Se₂ layer on the other. The best standard CuInSe₂/CdS cell made on this piece had only $V_{oc} = 0.38V$, $J_{sc} = 29.4 \text{mA/cm}^2$, FF=64% and 8.2% efficiency. Cells were also made with just the thin Cells were also made with just the thin $Cu(InGa)$ Se₂ as the absorber and again used to determine the Ga/(Ga+In) content which was 31%. This single evaporation process for depositing $CuInSe_2/Cu(InGa) Se_2$ layers has not given a significant increase in V_{oc} compared to typical CuInSe₂ cells regardless of changes in T_{ss} or composition of the Cu(InGa)Se₂ layer. In addition, the spectral response shows a small shift in the long wavelength edge indicating that some Ga had diffused throughout the absorber layer consistent with the SIMS results.

Wavelength (µm)

Figure 2-7. Spectral response measured under ELH bias illumination
of the same CuInSe₂/Cu(InGa)Se₂ cell. The peak in the response at
0V indicates that the (CdZn)S is highly photoconductive.

I

I

I

I

I

t

I

I

I

I

I

1

I

I

I

I

I

I

a

24

This results in an additional loss in J_{sc} compared to a standard CuInSe₂ cell. The fill factor was again low indicating a barrier in the conduction band and/or a poor diffusion length due to the addition of Cu(InGa)Se₂. Finally, these cells also had a highly resistive and photoconductive (CdZn)S layer. Therefore, the resistive and photoconductive (CdZn) S layer. photoconductive (CdZn)S only occurs when there is a Ga gradient in the absorber layer but is not caused by removing the CuInSe₂ layer from the evaporator before the Cu(InGa) Se_2 deposition. A more detailed analysis of the junction is underway to see if this effect might be inherent in the specific device design.

A

I

I

I

I

I

I

I

I

I

l1

I

I

I

I

I

2. 2. 3 Ga/CuinSe2 Cells

A thin -200A equivalent layer of Ga incorporated into the back of the cu layer in Cu/In layers used for selenization has been reported to increase V_{oc} by as much as 40 mV (12). It was reported that Auger analysis of these devices showed that the Ga did not diffuse all the way through the $Censuremath{\mathsf{uInSe}}_2$ layer during the selenization process. Initial experiments were done to evaluate selenization process. Initial experiments were done to evaluate
the effect of a thin Ga layer deposited at the back of CuInSe₂
layers deposited by three source evaporation. Ga layers ~200Å layers deposited by three source evaporation. thick were deposited by open boat evaporation onto glass/Mo substrates which were subsequently used as substrates for standard two layer CuInSe₂ depositions. Cells were then fabricated on these layers with evaporated CdS:In/ITO window layers. I-V results are compared to control pieces from the same CuInSe₂ deposition in Table 2-4 for cells with soda lime and 7059 glass substrates. In each case no improvement in V_{oc} or cell performance was achieved with the Ga layers. $Ga/CuInSe₂$ have also been fabricated with the Ga deposited in the CuInSe₂ evaporator at the beginning of a standard CuInSe₂ deposition. In this case the best cell had V_{oc} =0.38V, J_{sc} =28mA/cm², FF=62%, and efficiency=7.4%. The effect of incorporating a thin Ga layer at the back of the CuInSe₂ for a selenization process, in which improved adhesion may also be beneficial, will be evaluated in the future.

2.2.4 I-V Device Analysis

2.2.4.1 Introduction

Detailed analysis of the current-voltage behavior of high efficiency CuInSe₂/(CdZn)S cells can determine the mechanisms
limiting V_{oc} and efficiency and suggest improvements. Previous limiting V_{oc} and efficiency and suggest improvements. analysis and modeling has indicated that the primary mechanism controlling these devices is Shockley-Read-Hall (SRH) recombination in the space charge region of the CuInSe₂ $(3,13)$. voltage (J-V) relation was described by a standard diode model with a barrier height equal to the CuInSe₂ bandgap, 1.0 eV, and a diode A-factor ~2.

Table 2-4. Glass/Mo/Ga/CuInSe₂ Cell Results

In the present work, J-V measurements of high efficiency evaporated $Censure = 2$ (CdZn)S solar cells as a function of light intensity and temperature are presented, as well as analysis of the illuminated J-V characteristics for many cells. The results show that the Afactor varies from 1.2 to 2 depending on the device and also varies
as a function of light intensity. This indicates that a more as a function of light intensity. This indicates that a more
comprehensive model of the diode mechanisms is necessary. The comprehensive model of the diode mechanisms is necessary. results will be discussed in terms of two models: 1) an admixture of currents controlled by Shockley-Read-Hall (SRH) recombination in the space charge region of the CuInSe₂ and through states at the $(CdZn)S-CuInSe₂$ interface, and 2) SRH recombination with a voltage dependent A-factor that depends on the distribution in energy of states within the gap involved in the recombination process.

standard x-v Analysis

I

I

I

I

I

I

I

I

1

I

I'

I

I

I

I

I

I

I

I

In order to better analyze the standard I-V tests done on solar cells, IEC has begun recording two additional measurements besides the standard V_{oc} , J_{sc} , V_{MP} , and J_{MP} . These are $(dJ/dV) = G_{sc}$ at $J = J_{sc}$ and $(dV/dJ)=-R_{oq}$ at $V=V_{oc}$. Using these additional measurements allow us to 'curve fit' the I-V characteristic in the active quadrant. The 'curve fitting' equation is:

 $J+GV=J_L-J₀[exp(\alpha(V+RJ))-1]$

with G, J_L , J_o , α , and R as fitting parameters. The fitting parameters make it much easier to check various models of solar cell behavior against the measurements as well as to allow adjustment of the I-V characteristics to different conditions of illumination and temperature (if the dependency of the parameters are known).

If an A-factor is defined from the above equation as $A \equiv q/\alpha kT$, then the standard I-V testing allows the determination of diode A-factor on all cells tested. Table 2-5 shows this with 97 of the highest

Table 2-5

A

I

I

I

I

I

I

I

 $\hat{\mathbf{r}}$

I

I

I

I

l1

I

I

I

I

I

Averaged device results from high efficiency CuInSe₂ cells

efficiency cells whose V_{oc} (normalized to a J_{sc} of 40 mA/cm $^2)$ is grouped between 0.425 and 0.475V. Alongside are the average of the measured efficiencies, measured fill factors, derived diode Afactors, and derived ideal fill factors. As seen, maximum V_{oc} does not lead to either maximum efficiency or maximum fill factor.

 $J_{sc}-V_{oc}$ Analysis

Another one of the methods used for this investigation has been to measure J_{sc} and V_{oc} at different temperatures and light intensity. Figures 2-8 and 2-9 show this for 7 temperatures from 242K to 332K. The intensity was varied over 2 orders of magnitude with neutral density filters.

The lines are a fit to the equation:

 $V_{oc}=\phi - (AkT/q)$ Ln (J_{oo}/J_{sc})

with $A=1.26$

 $J_{oo} = 1.8 \times 10^{10}$ mA/cm² .
\$=1.07 eV

A closer look at Figure 2-8 shows a definite deviation from linearity in the measured data points. If this is taken into account by allowing the A-factor to vary as a function of I-V bias or light intensity then:

 $A \equiv$ slope=d(qV_{oc}/kT)/d(LnJ_{sc})

This variation is shown in Table 2-6.

J-V curves are shown in Figure 2-10 for the same cell at T=290K in the dark and under -87.5 mW/cm² illumination. This data cannot be represented in terms of simple superposition of the dark current and photocurrent even after corrections for voltage dependent collection and series and shunt losses.

Figure 2-8. CuInSe₂/(CdZn)S Cell #32187-22-7 at temperatures 242,
255, 273.5, 290, 302, 318.5, and 332[°]K.

Table 2-6

Income Communication

I

I

I

CuinSe2 #31267-22-7

A

I

I

I

$T = 273.5$								
J_{sc}	V_{oc}		Log J	qV/kT	Slope			
29.75		0.469	1.47	19.90	1.11			
21.88		0.461	1.34	19.56	1.13			
16.88		0.454	1.23	19.26	1.15			
13.30		0.447	1.12	18.97	1.16			
11.19		0.443	1.05	18.80	1.17			
8.54		0.435	0.93	18.46	1.19			
6.91		0.429	0.84	18.20	1.20			
5.51		0.422	0.74	17.91	1.22			
4.15		0.414	0.62	17.57	1.23			
3.35		0.408	0.53	17.31	1.25			
2.74		0.402	0.44	17.06	1.26			
2.21		0.396	0.34	16.80	1.27			
1.74		0.389	0.24	16.51	1.29			
1.37		0.382	0.14	16.21	1.30			
1.15		0.376	0.06	15.95	1.31			
0.91		0.369	-0.04	15.66	1.33			
0.73		0.362	-0.14	15.36	1.34			
0.59		0.355	-0.23	15.06	1.35			
0.49		0.348	-0.31	14.77	1.37			

$Censure_{2}$ #31287-22-7

I

g

I

$T = 302.0$							
J_{sc}	V_{oc}	Log J	qV/kT	Slope			
29.75	0.406		15.60 1.47	1.13			
21.75	0.397		15.25 1.34	1.15			
16.88	0.390		14.99 1.23	1.16			
13.24	0.383		1.12 14.72	1.18			
11.15	0.378		1.05 14.52	1.19			
8.52	0.369		0.93 14.18	1.21			
6.89	0.362		13.91 0.84	1.22			
5.50	0.355		13.64 0.74	1.24			
4.14	0.345		13.26 0.62	1.26			
3.36	0.338		12.99 0.53	1.27			
2.74	0.331		12.72 0.44	1.28			
2.22	0.324		12.45 0.35	1.30			
1.74	0.316		12.14 0.24	1.31			
1.35	0.308		11.84 0.13	1.33			
1.14	0.303		11.64 0.06	1.34			
0.89	0.294		11.30 -0.05	1.36			
0.72	0.286		10.99 -0.14	1.37			
0.58	0.278		10.68 -0.24	1.39			
0.45	0.268		10.30 -0.35	1.40			

$Censure_{2}$ #31287-22-7

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

T=332.0

 \blacksquare

I

Figure 2-10. Forward bias J-V curves for the same cell in the dark
and under illumination at T=290K.

Discussion

The results presented can be modelled with both SRH recombination
and interface recombination playing a role in the diode and interface recombination playing a role characteristic. Thus, the diode can be represented by:

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

 $J+J_L = J_{oo1}exp(-q\phi_1/A_1kT)$ {exp[qV/A₁kT]-1} $+ J_{002}$ exp(-q ϕ_2/kT) {exp[qV/kT]-1}.

The first term is due to the SRH recombination with $A_1=1.5-2$ and $\phi_1=1.0$ eV. The second term, due to interface recombination, has The second term, due to interface recombination, has $\phi_2=0.9-1.0$ eV. Fitting the $J_{sc}-V_{oc}$ data discussed above gives J_{oo2} ~10¹⁰mA/cm² which is comparable to the Richardson constant. This indicates that the interface recombination is limited only by the supply of holes from the CuInSe₂ because of a high density of interface states, which may result from the lack of lattice matching between the CuInSe₂ and the (CdZn)S. This will limit V_{oc} to slightly more than o.sv unless the density of interface recombination states is reduced significantly or the bandgap of the CuInSe₂ is increased near the interface.

Alternatively, the diode characteristics can be described by a single current mechanism controlled by SRH recombination but with a voltage dependent A factor. such a dependence has been predicted by numerical models for SRH recombination in homojunctions dependent on the energy distribution of states involved in the recombination process $(14, 15)$. However, the low-A factors observed for cells with high fill factors would not be likely.

conclusions

The variation in the diode A factor indicates that the diode cannot be described by a simple SRH recombination model with A=2. Instead, the results suggest two models: an admixture of SRH recombination in the space charge region of the CuInSe₂ and recombination through states at the $(CdZn)S-CuInSe₂$ interface, or SRH recombination with a voltage dependent A-factor. In any polyqrystalline heterojunction both recombination mechanisms will be present. To improve V_{oc} , determination of the limiting current mechanisms may be essential.

2.2.5 Discussion - **Further Work**

 $Censuremath{\mathrm{u}}$ Cuin $\mathrm{S}\mathrm{e}_2$ /Cu(InGa)S e_2 cells have been fabricated with modifications in the compositions, substrate temperatures, and thicknesses of the CuInSe₂, Cu(InGa) Se₂, and (CdZn) S layers. While the cell results again show that V_{oc} can be increased with such a bandgap modified device structure, problems remain with low J_{sc} and FF and with photoconductive and resistive (CdZn} S. We have concluded that these problems do not result from simple deposition conditions but may be inherent in the specific device design. As a result, we have concluded that the most fruitful approach to improving V_{oc} for

 \texttt{CulnSe} cells will be to re-examine in greater depth the recombination mechanisms that control high efficiency devices. I-V analysis has shown that a simple SRH recombination model is not sufficient and alternatives are being examined. Work will also continue on modeling of bandgap modified cells and fabrication and analysis of $\texttt{CulnSe}_{2}/\texttt{Cu}(\texttt{InGa})\texttt{Se}_{2}$ and $\texttt{Ga}/\texttt{CulnSe}_{2}$ cells, including use of selenization processes which may form more continuous layers.

2.3 EFFECT OF CuInSe₂ THICKNESS ON DEVICE PERFORMANCE

Predicting the output of a CuInSe₂ solar cell as the thickness of the absorbing CuInSe, material is reduced requires that the electrical behavior of the metallic Mo contact be taken into consideration. Depending on the type of contact that is produced when CuInSe₂ is put on the Mo can make a large difference in the collection of current as the CuInSe₂ thickness is reduced. Figure 2-11 shows the possible types of contacts that can be produced.

In order to predict the behavior of these types of contacts with respect to CuInSe₂ thickness, a model of current collection based on diffusion and space charge electric field collection was chosen (16). The collection equations for the various contacts are shown below, (see page 37) where:

 α = absorption coefficient of CuInSe, $L = diffusion$ length $t=$ thickness of CuInSe₂ $w = width$ of space charge region at the CuInSe₂/CdS junction w_1 = width of space charge region at the CuInSe₂/Mo junction d=t-w

 $d_1 = t-w-w_1$

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

The diffusion length of 1. 5 *µm* and the space charge collection width of $0.1 \mu m$ was chosen as representative based on reference 17. A 0.1 *µm* width of eds was picked as typical for IEC devices. The optical absorption characteristics of CdS and \texttt{CulnSe}_{2} were obtained from references 18 and 19 respectively. Optical losses
due to reflection or contact shading were ignored. J_{sc} 's were due to reflection or contact shading were ignored. calculated from the standard AM1.5 global spectra normalized to
100 mW/cm². The calculated results are shown in Table 2-7. The calculated results are shown in Table $2-7$.

From Table 2-7 it can be seen that the "accumulation" contact gives the highest J_{sc} as the CuInSe, thickness is reduced. This is the highest J_{sc} as the CuInSe₂ thickness is reduced. because the band bending as shown in Figure 2-11 shields the minority carriers from the high recombination metal surface. "ohmic" contact is worse due to the lack of shielding.

Internal

\n
$$
Q.E. \quad -\alpha W \quad \alpha L e^{-\alpha W} \left[\frac{1}{\alpha L - \frac{\sinh(L) + \alpha L e^{-\alpha d}}{\cosh(\frac{d}{L})}} \right]
$$
\nconstant

\nconstant

I

I

I

I

I

I

I

I

I

I

.I

·I

I

I

I

I

I

Internal

\nQ.E.

\n"Ohmic"

\n
$$
= 1 - e^{-\alpha W} + \frac{\alpha L e^{-\alpha W}}{\alpha^{2} L^{2} - 1} \quad \left[\alpha L - \frac{\cosh \frac{1}{L} - e^{-\alpha d}}{\sinh \frac{d}{L}} \right]
$$

$$
\frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{1}{2} \
$$

+ $e^{u u}$ 1- $e^{u u}$ 1

Band configuration of possible types of metal Figure 2-11. contacts

Table 2-7

Integrated J_{sc} for Types of Back Contact with a CdS Window Layer of $0.1 \mu m$ (Jsc_{max}=42.9 mA/cm²) and L_n = 1.5 μ m and a space charge collection width of 0.1 μ m. I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Finally, the effects of a "depletion" contact are included because it may be close to the actual behavior of the CuInSe₂/Mo contact (references 3 and 20). Table 2-7 shows that this contact will reduce J_{sc} the most due to its reverse collection depletion region. In addition, this type of contact can also reduce V_{oc} by acting as a reverse solar cell. The effects of this are summarized in Table 2-8 for a "depletion" contact with a barrier of 0.52 eV.

Table 2-8

Reverse Photovoltaic Effect of the "Depletion" Contact with a Barrier Height of 0.5 eV so that $J_0 \sim 20$ mA/cm².

In conclusion, it can be seen that the type of electrical contact made to the back of the CuInSe₂ device will be very important when the CuInSe₂ thickness is reduced. The "accumulation" contact would be best. Perhaps it can be achieved with a Cu(In,Ga) Se_2 layer between the CuInSe₂ and Mo.

SECTION 3.0 CdTe BASED MATERIALS AND DEVICES

3.1 INTRODUCTION

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

During the reporting period, we investigated the effect of postdeposition processing described previously (1) on improving cell performance of PVD CdTe devices. This included studies of contact preparation, contact materials, and heat treatments. We studied the influence of window layer preparation and properties on V_{oc} and J_{sc} . Significant effort was focussed on improving the stability by Significant effort was focussed on improving the stability by using different contact materials and processing.

3.2 DEVICE FABRICATION

Basic device fabrication steps are given below, and have been described in detail elsewhere (21,22). The CdTe/CdS/ITO/7059 described in detail elsewhere $(21, 22)$. devices were prepared in a superstrate configuration by first sputter depositing 400 nm of ITO onto cleaned $1"x1"$ Corning 7059 glass substrates, resulting in a transparent conductive coating having 95% transmission at 900 nm and a sheet resistance of 10 ohm/\blacksquare . Undoped CdS films 1 to 2 microns thick were then deposited by PVD from an effusion source bottle using high purity CdS powder onto the IT0/7059 superstrate. The undoped CdS films typically had a resistivity of 10 ohm-cm.

The CdTe films were also deposited by PVD, using high purity (SN) CdTe powder. Nominally two micron thick films were deposited at a substrate temperature of 250°C and growth rate of 0.02 microns per minute, which correspond to the single phase region of growth for CdTe. Thus, all CdTe films were deposited under nominally identical conditions for the results presented here.

Following CdTe deposition, a 1% (wt.) solution of CdCl₂ in CH₃OH was prepared by dissolving anhydrous cdcl_2 in electronic grade CH30H at room temperature. Five to seven drops of the solution were dispensed onto the CdTe using an eyedropper. The samples were dried in an oven at 50 to 90°C for several minutes. The solubility of the CdCl₂ in CH₃OH is only 1.7% at room temperature, and as the CH30H evaporates, the solution becomes supersaturated, leading to uniform precipitation of $CdCl₂$ onto the CdTe surface. Based on the volume of solution, concentration, substrate area and density, the thickness of the CdCl₂ layer is estimated to be 0.5 μ m. Immediately following the CdCl₂ application, the glass/ITO/CdS/CdTe was placed in a pyrex tube, purged in an 80:20 Ar:O₂ mixture flowing at -.3l/minute at 25°C for 30 minutes, then heat treated in air in a tube furnace at a temperature of 400°C for 30 minutes. After heat treatment, the surface of the samples was rinsed in deionized water for 30 seconds.

Semi-transparent contacts consisting of typically 100Å Cu and 500Å Au were deposited onto the CdTe surface by electron beam evaporation. To minimize oxidation of the thin cu film, the bell jar was backfilled with 4% H_2 -Ar and pumped to $5x10^{-6}$ Torr, and a Ti flash evaporation was performed just prior to the cu deposition. Other metal contacts were investigated as well.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

The first step of device optimization following deposition of the Cu/Au contact was a heat treatment in a drying oven at 150°C for 30 min. to 2 hrs. Next, the samples were chemically treated by $\frac{1}{2}$ immersion in 0.02 M Br₂-CH₃OH for 5 seconds. The CdTe/CdS structures have been characterized at each stage of the postdeposition process to correlate processing steps, structural changes and device behavior. This information has been previously reported (21,22).

3.3 CELL TESTING CONDITIONS

Cell performance at IEC is measured with ELH lamps calibrated to yield 87.5 mW/cm² with Si standard cells. The cell temperature is typically 28 to 30°C. To allow a better comparison of these results to those obtained under standard testing (AM 1.5 global simulation) and to predict the performance of these devices under SERI measurement conditions, we investigated the dependence of J_{sc} on the illumination source. J_{sc} was measured on 12 cells from different CdTe pieces under ELH (calibrated as above) and under Oriel (Xe lamp) AM 1.5 global illumination, calibrated to 100
mW/cm² using a filtered Si reference obtained from SERI. using a filtered Si reference obtained from SERI. Additionally, J_{sc} was calculated by integrating the cells' quantum efficiency (QE) with the AM 1.5 global spectrum. We found that J_{sc} (Oriel) was 12 \pm 2% lower than J_{sc} (ELH) and J_{sc} (Oriel) was 3 \pm 2% larger than J_{sc} (QE). These results are in good agreement with a direct comparison of IEC versus SERI testing in 1989 and repeated again this year which found that $J_{\rm sc}$ (IEC) was 12 \pm 3% larger than J_{sc} (SERI).

Table 3-1 shows cell performance measured on two devices at IEC and at SERI. Note that V_{oc} and FF are in good agreement and remain stable over \sim 1 month. The value of $J_{\rm sc}$ (SERI) is 0.88 \pm 0.02 of $J_{\rm sc}$
(IEC). The IEC efficiency is determined by normalizing with 87.5 The IEC efficiency is determined by normalizing with 87.5 $mW/cm²$, while the SERI value is normalized with 100 mW/cm². The integrated QE gave $J_{sc} = 17.9$ mA/cm² from cell #2 and 18.5 mA/cm² from cell #3, in reasonable agreement with the SERI value.

Therefore, we scale all CdS/CdTe cell test values measured at IEC for the remainder of this report as follows: J_{sc} (ELH) is multiplied by 0.88 and η (ELH) is multiplied by 0.88x0.875 = 0.77. This procedure will yield values expected if the cells had been tested at SERI with 100 mW/cm^2 global AM1.5 illumination.

Table 3-1 Illuminated Cell Test Values from CdS/CdTe Piece 40699-31 Measured at IEC (87.5 mW/cm², uncorrected ELH) and SERI. $(100 \text{ mW/cm}^2$, global AM 1.5 mismatch corrected) Area of cell is 0.071 cm².

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

3. 4 POST-DEPOSITION PROCESSING - **EFFECT OF CdC12 AND HEAT TREATMENTS**

Experiments were performed to identify the critical but often
hidden variables in the post-deposition processing. Controlling hidden variables in the post-deposition processing. these parameters resulted in improved spatial uniformity, reproducibility and overall device performance.

We incorporated the previously reported \texttt{CdCl}_2 application and slow thermal drying procedures (21,22) to evaluate the influence of the atmosphere used during the 400°C heat treatment. We frequently observed that the $cdcl₂$ surface did not rinse off as expected in deionized water following 400°C heat treatment in room air. In cases where the surface was not removed by the rinse, the $J_{\rm sc}$ optimization step took 1.5 to 2 times longer and the V_{oc} optimization step (Br_2 -MeOH dip) did not produce the expected increase, resulting in V_{oc} of less than 600 mV. These effects were more pronounced and frequent on samples heat treated on humid days. We examined the visual and structural properties of CdTe/CdS samples heat treated at 47% and 85% relative humidity (Table 3-2) and found, at high humidity: 1) the surface became very textured and milky; 2) the CdTe (111) peak was not sharpened; 3) the CdTe lattice parameter was not shifted; and 4) many new peaks appeared, indexed to CdO, $Cd(C10₄)₂$, and TeO₂(OH)₂. Rinsing the sample which was heat treated at high humidity did not change the surface or the x-ray pattern. Thus heat treatment in humid (85% RH) ambient Thus heat treatment in humid (85% RH) ambient resulted in reaction of the $cdcl₂$ layer with the atmosphere forming various oxides (Table 3-2) but the CdTe layer was not restructured. In contrast, the samples heat treated at less than 50% RH were easily rinsed, exhibited the CdTe restructuring associated with the high efficiency process, and showed an increase in V_{oc} and FF after **the Br2CH30H dip.**

These observations may be explained within the framework of our
understanding of the function of the heat treatment and understanding of the function of the heat treatment and
optimization steps on the devices. The CdCl₂ recrystallizes the optimization steps on the devices. CdTe film during the 400°C heat treatment, resulting in enhanced grain size. The rinse ideally removes excess \mathtt{cdCl}_2 from the CdTe surface so that direct electrical contact may be made. After surface so that direct electrical contact may be made. depositing the metals, a mild heat treatment is needed to drive Cu
into the CdTe. We feel that the role of the Cu at this stage is We feel that the role of the Cu at this stage is two-fold: 1) Cu dopes CdTe p-type and 2) cu is available in near surface region for reaction with Te to form a p^+ Cu_xTe contact layer. The chemical immersion ensures formation of ohmic contact by removing Cd from the near surface region. Additionally, some passivation of CdTe grain boundaries occurs, which reduces leakage paths and decreases the effective J_0 .

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

From a chemical point of view, it would appear that humid air reacts with the CdC1, and CdTe layers in such a way that CdC1, does not recrystallize the CdTe (Table 3-2). Compounds are formed which do not rinse away in ordinary DI water. These surface compounds are a barrier layer to cu and to the chemical immersion reactants (Br_2-CH_3OH) manifested by longer 150°C heat treatment times and little or no V_{oc} enhancement by the chemical immersion. Thus, we little or no V_{oc} enhancement by the chemical immersion. concluded that the moisture content of the ambient air present during the 400°C heat treatment influences the action of the CdCl₂ and can have serious detrimental effects which prevent full optimization of the CdTe/CdS structure.

Experiments were then performed in dry atmospheres consisting of mixtures of high purity argon and oxygen. We observed that heat treatment in dry 80% argon:20% oxygen atmospheres resulted in CdTe surfaces which visually resembled those seen on the low humidity sample from Table 3-2 despite the high room humidity (75%). Also, the DI water rinse noticeably removed excess \texttt{cdCl}_2 following the heat treatment, as desired. The time needed to heat treat devices at 150°C was only 1 hour on the samples treated in the dry Ar: O_2 mixture. Samples heat treated at 400°C in pure argon showed no Samples heat treated at 400° C in pure argon showed no
ICl₂ coating after the heat treatment. This was also minture. Bumpies heat treated at 400 c in part dright showed he visible CdCl₂ coating after the heat treatment. This was also $\frac{1}{2}$ observed for heat treatment in a vacuum or H_2 -Ar atmosphere. We observed for heat treatment in a vacuum or H_2 -Ar atmosphere. We speculate that the CdCl₂ sublimes from the surface in inert,
reducing, and evacuated environments. Consistent with this reducing, and evacuated environments. conclusion, devices made on samples heat treated in such atmospheres exhibit poor J_{sc} as do those using no $cdcl_2$. For heat treatments in oxygen containing atmospheres, a small amount of CdO or Cd chlorate may form on the surface of the \texttt{cdCl}_2 , reducing its vapor pressure and preventing it from subliming.

Table 3-2

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Composition of Physical Changes on CdS/CdTe Under

Different Ambient Humidity Conditions

During 400°C Treatment

The effect of purging time of the samples prior to insertion in the furnace was investigated. The quartz tube and samples were purged at 25°C with flowing $(.3\ell/\text{min})$ 80% Ar/20% O₂ for 15 or 30 minutes, then inserted into the 400°C furnace. Device results for this experiment, with all pieces coming from CdTe run #40689, are shown in Table 3-3. One piece was given the 400°C heat treatment in ambient air for comparison. From these uniform device results obtained on samples purged for 30 minutes, we conclude that purging for 30 minutes or more is needed to remove residual moisture from
the tube and samples. This has become standard operating This has become standard operating. procedure. Data in Table 3-3 for the 30 minute purge represents a significant improvement in uniformity and performance. Note that most cells from the 12 and 13 piece had V_{oc} >.7V and several had FF exceeding 73%.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

3.5 WINDOW LAYERS

Results in previous sections (i.e. Tables 3-1 and 3-3) have indicated that we can routinely obtain V_{oc} > .7V and FF > 65% with our processing. Our best values of V_{oc} and FF (\sim .77V and \sim 73%) are state-of-the-art. However, to meet the goal of 12% efficiency requires significant improvement in J_{sc}. Present devices have AM 1.5 corrected values less than 19 mA/cm². During this contract we have begun to analyze optical losses and to fabricate devices with improved window layer transmission.

Reflectance and transmission spectra were measured on glass/ITO/CdS, and then reflectance was measured on the piece following cell fabrication. The CdS was "standard" material (-1.5 portowing coil fubrication. The cap was scandard material (1:3) with the AM 1.5 global spectrum indicated losses in J_{sc} of approximately 2-3 mA/cm² due to CdS/ITO absorption and 1.4 mA/cm² due to front surface reflection, calculated over the range of 550 to 900 nm (the range of typical CdS/CdTe generation). However, another 6 mA/ cm^2 is lost due to absorption of the ITO/CdS window below 550 nm. We have previously reported that current gains of \sim 5 mA/cm² are possible on SnO_x/CdTe structures; compared to SnOxJ'CdS/CdTe structures (21), consistent with results of others (23,24). While the V_{oc} and FF of the SnO_x/CdTe structures were very poor, this demonstrates that a significant gain in J_{sc} is achievable by optimizing window layers. The challenge is to simultaneously maintain high V_{oc} and FF.

We have taken two approaches. One is to increase the window transmission by reducing the CdS thickness, including the use of CdS deposited by techniques other than evaporation in order to achieve continuous thin (<1000Å) layers. The second approach is to modify the CdS prior to CdTe evaporation to improve its transmission (hence \bar{J}_{sc}) and grain size (hence V_{oc}). Preliminary results are presented here.

Table 3-3. CdTe/CdS J-V parameters for devices heat treated at I able 5 5. Cdle, Cdb 6 V parameters for devices heat treated at 400°C in room air compared to in a flowing mixture of 80:20 Ar:O₂.
Jsc are normalized to AM 1.5 100 mW/cm².

I

I

I

I

I

 $a = 0.57$ cm² cell area
 $b =$ highest in-house \neq EC CdTe cell FF

 $\frac{46}{100}$

Table 3-4 lists the measured V_{oc} , J_{sc} , and FF obtained for cells with CdS thickness varying from 0.03 to 1.5 μ m. Accurate J_{sc} with CdS thickness varying from 0.03 to $1.5 \mu m$. values were obtained from integration of the QE with the AM 1.5 global spectrum. As expected, improvement in J_{sc} is seen for cells having CdS less than 0.3 *µm* due to increased short wavelength QE as shown in Figure 3-1. The device performance for 0.03 and 0.12 *µm* eds devices is very similar to CdS-free TCO/CdTe junctions The Castless is very similar to castles response international (Table 3-4). The QE shows a high, flat response below 500 nm which also indicates the absence of a CdS layer. Thus the 400°C processing step has resulted in the complete interdiffusion of CdS and CdTe, and elimination of a distinct CdS layer. In the case of thicker eds, partial interdiffusion results in up to 30 meV shift in the CdTe absorption edge {Figure 3-2) which is consistent with formation of CdS_xTe_{1-x} (25) where 20% S lowers the bandgap to 1.3 eV. Interdiffusion of CdS and CdTe in the presence of CdCl₂ is widely reported (26-29) for CdS/CdTe devices prepared by screen-printing
and sintering processes. Integration with the global AM 1.5 Integration with the global AM 1.5 spectrum suggests that potential gains of $~\text{-}6$ mA/cm² in the blue are slightly offset by a loss of $<$ 1 mA/cm² in the red. The effective eds thickness in a completed device depends on processing conditions, and optimization of blue response involves a small tradeoff with red response.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

The loss in V_{oc} with thin CdS shown in Table 3-4 will be investigated using analysis of J_{sc}-V_{oc} and J-V characteristics as a function of temperature and intensity. Controlling the losses with new thin CdS processing will be the subject of future effort.

Beside causing interdiffusion, the $cdcd₂$ heat treatment used for restructuring the CdTe layer also restructures CdS. Preliminary recrystallization experiments have been performed on evaporated CdS films for three thicknesses: 0.12 *µm,* 1.5 *µm,* and 9 *µm.* The 9 μ m thick films were employed to provide a large-grain (1 μ m) substrate for CdTe film growth, in the hope of reducing J_0 via grain boundaries, to increase V_{oc} . For the recrystallization, the CdS films were coated with ~0.5 μ m CdCl₂ by the same method used for CdTe/CdS and were heat treated at 400°C for 30 minutes in a dry
Ar-0, mixture. XRD analysis of the 9 μ m film (the only film XRD analysis of the 9 μ m film (the only film measured so far) showed sharpening of the basal plane diffraction peaks, suggesting either strain reduction and/or grain size enhancement. SEM examination of CdS grain boundaries in the 9 *µm* thick films (revealed by Cu_rs formation and etching) did not show measurable increase in grain size, which was -1 *µm.*

Restructuring the CdS films with the CdCl₂ heat treatment has a pronounced effect on the optical properties. Before heat treatment, the eds films are yellow-orange in appearance, while after heat treatment they are pale-yellow. In all cases, the CdS absorption edge sharpens considerably after the heat treatment. The change is most significant for the 1.5 μ m thick films. Figure $3-3$ shows that after the \texttt{CdCl}_2 heat treatment, the sub bandgap absorption of the 1.5 *µm* film is decreased and approaches that of

Figure 3-1. Comparison of CdS/CdTe QE for varying CdS thickness:
a) 1.5 μ m; b) 0.3 μ m; c) 0.12 μ m; d) 0.03 μ m.

1

l

Figure 3-2.

Log(QE) versus E for a) 1.5 μ m CdS and b) 0.03 μ m CdS.

Table 3-4. CdTe device performance with varying CdS thickness.

I

I

I

I

I

I

I

I-

I

I

I

I

I

I

I

I

I

I

I

single crystal CdS (30). Figure 3-4 shows that the above bandgap transmission is also increased. These changes are expected to increase J_{sc} (by increasing short wavelength transmission) and to increase U_{sc} (by Increasing short wavelength cransmission) and to
increase V_{oc} (by reducing tail state density). The short wavelength QE of a cell with $CdCl₂$ treated CdS (Figure 3-5) exhibits the same sharpening of the short wavelength edge as in Figure 3-4 leading to a J_{sc} gain of 1 mA/cm². However, both devices had comparable V_{oc} $(> 750 \, \text{mV})$ and FF $(*65\$).

To conclude, devices with thin $(<0.3 \mu m)$ CdS layers have improved J_{sc} . Short and long wavelength QE measurements show that CdS layers less than 0.1 μ m effectively disappear after processing due to interdiffusion with CdTe. Formation of a TCO/CdTe junction is responsible for low V_{oc} and FF. The CdCl₂ heat treatment used to restructure the CdTe film can also be used to restructure the CdS layer and improve its properties. Future work will investigate the potential of obtaining high J_{sc} while maintaining V_{oc} >.70V using ZnO and SnO₂ TCO layers, CdS doping with In, ZnS alloying, and various CdS deposition methods and treatments.

3.6 CONTACTS AND STABILITY

Under our previous subcontract (21), we began to study the stability of CdTe devices stored in air. We found preliminary stability of CdTe devices stored in air. evidence of device instability in V_{oc} and FF over periods of months. CdTe/CdS samples prepared at IEC and Ametek were evaluated using either a Cu/Au contact or ZnTe:Cu contact.

The data suggested that the ZnTe:Cu contact, which has Cu but no Au, produced more stable devices than Cu/Au. A substantial body of literature exists which links Au contacts with instability in CdTe cells (26, 31-33) • In particular, a recent article (34) identifies an increase in contact resistance over a period of three months as due to CdTe-Au interdiffusion. Thus, alternative contacts such as Cu/Mo, Cu/Pt, Cu₂Te, or ZnTe:Cu were examined under the current contract.

Figure 3-4. $T/(1-R)$ versus wavelength for CdS/ITO in a) as-
deposited condition and b) after CdCl₂ coating and 400°C heat Figure 3-4. treatment.

Several general trends became apparent from our stability study on IEC evaporated CdS/CdTe cells with Cu/Au contacts when stored in room air in the dark.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

- 1. Degradation can be in V_{oc} or FF or both, but typically J_{sc} is unaffected.
- 2. Good cells $(n>8)$ degrade while poor cells $(n<6)$ are stable, even for cells on the same piece.
- 3. Very high initial parameters $(V_{oc} > .75V, FF > 70%)$ degrade within a few weeks to more typical values.
- 4. Degradation is not due to repeated probing or damage of the contact.

The influence of heat treatments on completed, optimized cells was also investigated, either as a "cure" for stability problems by restoring degraded V_{oc} and FF values, or to indicate further contact optimization is needed by influencing the Cu/Au reaction with the CdTe. Devices were heated in H_2 for 0.5 or 1 hour at 150, 200, or 250°C, and in air at 150°C for 1 hour.

There was a considerable range in response to the heat treatments, even across a given piece. The following trends .were generally observed. Heat treatment in air (1 hour/150°C) reduced V_{oc} by 20-150 mV, $J_{\rm sc}$ by .5 to 3 mA/cm² and FF by 2-12% (absolute). Subsequent heat treatment of the same sample in H_2 (1 hr/200°C) increased V_{oc} to its initial value but not J_{sc} or FF. Heat treatment at 150°C in H_2 (150°/.5 or 1 hour) increased V_{oc} by up to 50 mV, had no effect on J_{sc} , and caused random changes in FF of a few percent. At 200 $^{\circ}$ C, V_{oc} increased 20 to 90 mV, while J_{sc} and FF either increased or decreased by a few percent. At 250 c (for .5 hour), $V_{\rm oc}$ increased by less than 30 mV, while $J_{\rm sc}$ and FF decreased uniformly on all cells, with many developing high series resistance or double-diode-like curvature. We noted that cells having very high initial performance but which had degraded (mostly V_{oc} and FF) over several months storage, were not restored to their initial
levels. While V_{oc} after H, heat treatment at 150 or 200°C in some While V_{oc} after H_2 heat treatment at 150 or 200°C in some cases greatly exceeded the initial value, FF was never completely restored. Thus, H_2 heat treatments are not a cure for device (FF) instability.

our stability effort has focussed on the contact process. This is justified by resuits from piece 40579-21, which is IEC evaporated CdS/CdTe material which received a ZnTe: cu contact at Ametek. Cells on this piece have remained at 8±.5% efficiency for over 18 months. (Based on results of 40579-21, we feel that IEC evaporated CdS/CdTe material is essentially stable.) Cells on another piece of 40579, which received the standard Cu/Au contact at IEC, degraded from 9% to less than 7. 5% in two months. Thus, the contact material and process is critical to the stability of the device.

Alternatives to Au as the secondary metal contact were investigated. An experiment was carried out using 100A Cu layers with 500A Pt and Mo contacts. Device results are shown in Table 3-5 for the stability of the best cell from pieces with Cu/Au, Cu/Mo and Cu/Pt contacts.

I

I

I

I

I

I

I

I

I

I

I

.,

I

I

I

I

I

I

I

Table 3-5

stability of CdS/CdTe Cells with Cu/Au, Cu/Mo and Cu/Pt Contacts $(Cu=100\text{\AA}, \text{Au}, \text{Mo}, \text{Pt}= 500\text{\AA})$

Typically, cells with Cu/Pt or Cu/Mo contacts have slightly lower FF than those with Cu/Au contacts due to curvature beyond V_{oc} . The best cells, listed in Table 3-5, show signs of degradation as well. Thus, we have abandoned alternative metal contacts as the sole cure for producing stable, high-efficiency CdS/CdTe devices, and have focussed on using a semiconductor contact such as Cu_2Te or ZnTe:Cu grown on the CdTe. Note that both of the above materials have cu, which is critical in achieving a low resistance contact on CdTe.

The Cu_2Te was formed by an exchange reaction in a CuCl bath. Thirteen depositions on CdS/CdTe explored bath temperature (40-60°C) and CuCl concentration $(4.0x10^{-5}$ to $4.0x10^{-4}$ M or between 10% of saturation to saturation). The CdTe was given the 400°C CdCl₂ treatment and etched briefly in 0.01% Br₂CH₃OH prior to the Cu₂Te formation step. Sample immersion time for $Cu₂Te$ formation ranged from 7 sec to 1 min. Cells were completed with Au contacts. Most cells were shorted or strongly shunted even when deposited on 4 μ m of CdTe. It was suspected that preferential formation of Cu₂Te It was suspected that preferential formation of $Cu₂Te$ along grain boundaries was responsible. Cell results yielded V_{oc} \langle .55V and $J_{sc} \leq 15$ mA/cm².

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Solution grown ZnTe:Cu as a CdTe contact is being investigated under New Ideas Subcontract #XM-0-18110-1 and the method for growth of ZnTe is described elsewhere (35). Over 25 CdS/CdTe pieces have been fabricated with live devices having ZnTe:cu contacts to the CdTe. It has been found that a pH of 3 and a Cu concentration of 10^{-4} (M/ ℓ) gave reasonable results. Deposition times of 15 to 60 minutes have been used, leading to estimated ZnTe:Cu film minutes have been used, leading to estimated ZnTe:Cu film
thicknesses of about 0.1 μ m. Devices have been completed with thicknesses of about $0.1 \mu m$. Cu/Au, ITO/Ni and Ni contacts.

The highest initial efficiency cell to date with ZnTe:Cu and Cu/Au metallization was #40691-231-1. Cell performance is given in Table 3-6 along with another piece having similar efficiency which increases over three months. Individual parameters of $V_{oc} = .76V$ and FF = 74% have been achieved using ZnTe:Cu with ITO/Ni or Ni contacts. Optimization of the ZnTe:Cu process and subsequent postcontact processing will be further investigated in the following year. The goal will be to establish a standard, reproducible contact fabrication yielding stable, high-efficiency CdS/CdTe/ZnTe devices.

Stability of CdS/CdTe Cells with ZnTe:Cu Metal Contacts

3.7 CHARACTERIZATION OF CdTe/CdS SOLAR CELL JUNCTION BEHAVIOR

I

I-

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Frontwall spectral response measured through the 7059 glass/ITO/CdS and backwall spectral response through the semi-transparent Cu/Au contact is shown in Figure 3-6. The strongly peaked backwall contact is shown in Figure $3-6$. response at longer wavelengths and the high collection efficiency exhibited by the frontwall response at short wavelengths indicates that the electrical junction is located very close to the metallurgical interface between the CdTe and CdS. spectral responses normalized with respect to the short circuit spectral response for various voltage biases $[SR(-V,\lambda)/SR(OV,\lambda)]$
are shown in Figure 3-7. The change at long wavelengths with voltage bias is probably due to variation in the width of the space charge region and hence the current collection width of this region. Cell spectral response can be integrated at each voltage bias to determine the change in $J_L(V)$.

Current voltage measurements in the dark and under AMl illumination over a temperature range of ~100°K corrected for series resistance and shunt conductance can be described very well by the following equations:

 $J = J_t$ (V) $-J_0$ [exp(qV/AkT) -1]

 $width J_o=J_{oo}exp(-q\phi/AkT)$.

When the current-voltage measurements under illumination are corrected for this $J_L(V)$, both dark and illuminated current -voltage measurements yield barrier heights of about the CdTe bandgap with diode quality factors -1.7-1.8.

The values determined for barrier height (ϕ) diode quality factor (A) and J_{∞} from these measurements are shown in Table 3-7.

The barrier height of 1.35 eV which is near the band gap of the CdTe as well as the high A-factors (~1.8) are strong indication that the current transport *is* controlled by Shockley-Read-Hall recombination in the junction region of the CdTe. response locates the junction region at or very near the CdTe/CdS
interface. These results then indicate that the CdTe/CdS solar These results then indicate that the CdTe/CdS solar cell operates as a p-n heterojunction with current transport dominated by Shockley-Read-Hall recombination in the CdTe.

FRONTWALL SR LINE BACKWALL SR PLUS

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Figure **3-6.** Frontwall, backwall spectral response vs. wavelength

Normalized spectral response vs. wavelength Figure 3-7.

Table 3-7

Basic Device Parameters Derived from Measurements

3.8 CONCLUSIONS AND FUTURE WORK

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

We have investigated the effect of post-deposition processing in detail to improve the reliability and reproducibility of cell Experiments were performed to identify hidden variables in the processing which affected the reproducibility. It was found that uniformly higher FF and V_{oc} were obtained when the 400°C heat treatment of the CdCl₂ coated CdS/CdTe sample was performed in dry $Ar:O_2$ as opposed to humid ambient air. Purging performed in dry Ar: O₂ as opposed to humid ambient air. the samples and the tube for 30 minutes at 25°C in dry $Ar:O₂$ prior to the 400°C heat treatment was also important to improve uniformity as well as the average values of V_{oc} and FF across a given piece. The effect of the ambient on the CdTe structure and surface properties were studied in detail. Humid ambient promotes the growth of surface oxides and retards the restructuring of the CdTe by the \texttt{CdCl}_2 . Using the methods discussed in this section, we can routinely achieve V_{oc} >700 mV, J_{sc} >17 mA/cm², FF>68%, and η >8%, with all evaporated CdS/CdTe junctions. several pieces having cells with V_{oo} >750 mV and F>72% and efficiencies approaching 10% have been processed during this reporting period. Having achieved satisfactory values of V_{oc} and FF, it was clear that relatively low $J_{\rm sc}$ was limiting the performance of the present cells.

We focus on improving J_{sc} by significantly increasing the response of the cell at wavelengths below 500 nm. We investigated this using thinner and restructured CdS layers to improve the CdS transmission. Currents of $22-24$ mA/cm² were obtained. Short and long wavelength QE measurements show that CdS layers less than 0.1 μ m effectively disappear after processing due to interdiffusion with CdTe. Formation of a TCO/CdTe junction is responsible for low V_{oc} and FF. The CdCl₂ heat treatment used to restructure the CdTe film can also be used to restructure the CdS layer and improve its properties. Future work will investigate the potential of Future work will investigate the potential obtaining high J_{sc} while maintaining V_{oc} >.70V using ZnO and SnO₂ TCO layers, CdS doping with In, zns alloying, and various CdS deposition methods and treatments.

Stability studies of cells stored in ambient dark conditions over periods of up to 18 months have indicated that degradation occurs, especially in cells with high V_{oc} and FF . Considerable evidence in the literature and our own studies indicate that this may be due to reaction between CdTe and Au. Evaporated IEC CdS/CdTe devices .with ZnTe:Cu contacts appear to be more stable than those with any metal contact (Cu/Pt, Cu/Mo or Cu/Au). Future work will improve the uniformity of the ZnTe deposition and monitor the stability of CdS/CdTe/ZnTe devices.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

SECTION 4.0 **REFERENCES**

- 1. K. Zweibel, H.S. Ullal, R.L. Mitchell, Proceedings of the 21st IEEE PV Spec. Conf., Kissimmee, FL, May 21-25, 1990, 458 (1990).
- 2. B.N. Baron, R.W. Birkmire, J.E. Phillips, **W.N.** Shafarman, S.S. Hegedus, B.E. McCandless, "Fundamentals of Polycrystalline Thin-Film Materials and Devices:, Final Report under SERI Subcontract No. XL-9-19032-1 for the period 1/16/89 to 1/15/90, (July 1990).
- 3. M. Roy, s. Damaskinos and J.E. Phillips, Proc. of 20th IEEE PV Spec. Conf., Las Vegas, September
- **26-30, 1988 (IEEE, New York, 1988), 1618 (1988).** 4. R.D. Varrin, Jr., s. Verma, R.W. Birkmire, B.E. McCandless,
- and **T.W.F.** Russell, 21st IEEE PV Spec. Conf., Kissimmee, FL, September 1990, 529 (1990).
- 5. H. Yang, Y. Shen, D. Edwall, D.L. Miller, and J.S. Miller, IEEE Trans. Electron Devices, ED-27, 851, (1980).
- 6. Final report 87-90.

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

- 7. B. Dimmler, H. Dittrich, R. Menner, and H.W. Schock, Technical Digest of Int'l PVSEC-3, Tokyo, Japan, 691 (1987).
- 8. s. Damaskinos, J.D. Meakin, and J.E. Phillips, Proc. of 19th IEEE PV Spec. Conf., New Orleans, LA, May 1987, 1299(1987).
- 9; R. Klenk, R.H. Mauch, R. Menner, and H.W. Schock, 20th IEEE PV Spec. Conf., Las Vegas, NV September 26-30, 1988 (IEEE, New York, 1988), 1443 (1988).
- 10. J.R. Tuttle, M. Ruth, D. Albin, A. Mason, and R. Noufi, Proc. of 20th IEEE PV Spec. Conf., Las Vegas, NV September 26-30, 1988 (IEEE, New York, 1988), 1525 (1988).
- 11. J.E. Phillips and M. Roy, Proc. of 20th IEEE PV Specialists Conference, Las Vegas, September 26-30, 1988 (IEEE, New York, 1988), 1614 (1988).
- 12. G.A. Pollock, K.W. Mitchell, and J.H. Ermer, European Patent Application, #89308108.3, Aug. 9, 1989.
- 13. G.B. Turner, R.J. Schwartz, and J.L. Gray, 20th IEEE PV Spec. Conf., 1457 (1988).
- 14. A.L. Fahrenbruch and R.H. Bube, "Fundamentals of Solar Cells" 135, Academic Press, New York (1983).
- 15. S.C. Choo, Solid State Elect. 11, 1049 (1968).
16. H.J. Hovel, Solar Cells, (R.K. Willardson an
- 16. H.J. Hovel, Solar Cells, (R.K. Willardson and A.C. Beers, Eds.), Semiconductors and Semimetals, **11,** Academic Press, *New*
- York, 16-19 (1975).
J.E. Phillips, "Determination of Diffusion Length with Bi-17. J.E. Phillips, "Determination of Diffusion Length with Bi- . facial Spectral Response", 21st IEEE Photovoltaic Specialists
- Conference, 782 (1990).
David Dutton, "Fundar 18. David Dutton, "Fundamental Absorption Edge in Cadmium Sulfide", Physical Review, **112** (3), 785 (Nov. 1958).
- 19. J. Herrero and C. Guillen, "Study of the Optical Transitions in Electrodeposited CuInSe₂ Thin Films", Journal of Appl. Phys. 69 (1), 429 (Jan. 1991).
- 20. M. Roy and J.E. Phillips, "Effect of oxidation-Reduction Heat

Treatments on CuInSe₂/CdS Device Behavior", 21st IEEE PV Specialists Conf., 743 (1990).

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

21. Final report to SERI, Contract XL-9-19032-1 (1990).

22. B.E. McCandless and R.W. Birkmire, to be published.
23. K.W. Mitchell, C. Eberspacher, F. Cohen, J. Avery,

- 23. K.W. Mitchell, c. Eberspacher, F. Cohen, J. Avery, G. Duran, and **W.R.** Bottenberg, Proc. 18th IEEE PVSC, 1359 (1985).
- 24. S.P. Albright, B. Ackerman, and J.F. Jordan, IEEE Trans. Elec. Dev., **37,** 434 (1970).
- 25. K. Ohata, J. Sarale, and T. Tanaka, Japan J. Appl. Phys., **¹²** (10), 1641 (1973).
- 26. J. Jordan and S.P. Albright, Solar Cells **23,** 107 (1988).
- 27. J.S. Lee, H.B. Im, A.L. Fahrenbruch, R.H. Bube, J. Elec. Soc., Solid State Sci and Tech., 1790, (July 1987).
- 28. N. Nakayama, H. Matsumoto, A. Nakano, s. Ikegami, H. Uda, and T.- Yamashita, Japan J. Appl. Phys. **19** (4), 703 (1980).
- 29. H. Uda, H. Matsumoto, Y. Komatso, A. Nakano, s. Ikegama, Proc. **9th IEEE PVSC, 801 (1972).**
- 30. D. Dutton, Phys. Rev. **112(3),** 785 (1958).
- 31. Y.-s. Tyan and E.A. Perez Albuerne, Proc. 16th IEEE PVSC, 794 **(1982).**
- 32. Y.-s. Tyan and E.A. Perez Albuerne, Proc. 16th IEEE PVSC, 799 **(1982).**
- 33. L.F. Szabo and W.J. Biter, U.S. Patent #4,735,662 (1988).
- 34. H. Uda, s. Ikegami, H. Sonomura, Japan J. Appl. Phys. **29(3),** 495 (1990).
- 35. Final report to SERI, contract XM-0-18110-1 (1991).
SECTION 5.0 ABSTRACT

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Results and conclusion of Phase I of a multi-year research program on polycrystalline thin film solar cells are presented. The research comprised investigation of the relationships among processing, materials properties and device performance of both CuInSe₂ and CdTe solar cells. The kinetics of the formation of CuInSe₂ by selenization with hydrogen selenide was investigated and a CuInSe₂/CdS solar cell was fabricated. An alternative and a CuInSe₂/CdS solar cell was fabricated. process involving the reaction of deposited copper-indium-selenium layers was used to obtain single phase CuInSe₂ films and a cell efficiency of 7%. Detailed investigations of the open circuit voltage of CuInSe, solar cells showed that a simple Shockley-Read-Hall recombination mechanism can not account for the limitations in open circuit voltage. Examination of the influence of $CultSee_2$ thickness on cell performance indicated that the back contact behavior has a significant effect when the CuInSe₂ is less than 1 micron thick. CdTe/CdS solar cells with efficiencies approaching 10% can be repeatedly fabricated using physical vapor deposition and serial post deposition processing. during post deposition processing was found to be critical. Improvements in short circuit current of CdTe solar cells to levels approaching 25 mA/ cm^2 are achievable by making the CdS window layer thinner. Further reductions in the CdS window layer thickness are presently limited by interdiffusion between the CdS and the CdTe. CdTe/CdS cells stored without protection from the atmosphere were
found to degrade. The degradation was attributed to the metal The degradation was attributed to the metal contact. CdTe cells with ZnTe:cu contacts to the CdTe were found to be more stable than cells with metal contacts. current-voltage and spectral response of CdTe/CdS cells indicates the cell operates as a p-n heterojunction with the diode current dominated by SRH recombination in the junction region of the CdTe.

,

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

I

Form No. 0069E (6-30-87)